{"id":"https://openalex.org/W2039914901","doi":"https://doi.org/10.1145/2401716.2401719","title":"Network on metachip architectures","display_name":"Network on metachip architectures","publication_year":2012,"publication_date":"2012-11-27","ids":{"openalex":"https://openalex.org/W2039914901","doi":"https://doi.org/10.1145/2401716.2401719","mag":"2039914901"},"language":"en","primary_location":{"id":"doi:10.1145/2401716.2401719","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2401716.2401719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fifth International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054144302","display_name":"Ismo H\u00e4nninen","orcid":"https://orcid.org/0000-0002-4203-954X"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI","US"],"is_corresponding":false,"raw_author_name":"Ismo H\u00e4nninen","raw_affiliation_strings":["Univ. of Notre Dame, Notre Dame, IN and Tampere University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Notre Dame, Notre Dame, IN and Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I107639228","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067772056","display_name":"Wayne Buckhanan","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wayne Buckhanan","raw_affiliation_strings":["Univ. of Notre Dame, Notre Dame, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Notre Dame, Notre Dame, IN","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["Univ. of Notre Dame, Notre Dame, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Notre Dame, Notre Dame, IN","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040559991","display_name":"Gary H. Bernstein","orcid":"https://orcid.org/0000-0002-7555-2956"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gary H. Bernstein","raw_affiliation_strings":["Univ. of Notre Dame, Notre Dame, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Notre Dame, Notre Dame, IN","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2498,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59990827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11737","display_name":"Advanced Materials and Mechanics","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quilt","display_name":"Quilt","score":0.837010383605957},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7300548553466797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7207812666893005},{"id":"https://openalex.org/keywords/quilting","display_name":"Quilting","score":0.6950197219848633},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6168702244758606},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5995386838912964},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5461687445640564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5314432978630066},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.4935554265975952},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4554422199726105},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.436916708946228},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4345541000366211},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4299900531768799},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4233744442462921},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41526469588279724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2760622799396515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2256341576576233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1669667661190033},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14021757245063782},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1280355155467987},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07267478108406067}],"concepts":[{"id":"https://openalex.org/C2778029712","wikidata":"https://www.wikidata.org/wiki/Q1064538","display_name":"Quilt","level":2,"score":0.837010383605957},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7300548553466797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7207812666893005},{"id":"https://openalex.org/C2777957477","wikidata":"https://www.wikidata.org/wiki/Q1920065","display_name":"Quilting","level":2,"score":0.6950197219848633},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6168702244758606},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5995386838912964},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5461687445640564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5314432978630066},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.4935554265975952},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4554422199726105},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.436916708946228},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4345541000366211},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4299900531768799},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4233744442462921},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41526469588279724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2760622799396515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2256341576576233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1669667661190033},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14021757245063782},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1280355155467987},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07267478108406067},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2401716.2401719","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2401716.2401719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fifth International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W581621250","https://openalex.org/W804542300","https://openalex.org/W2018234380","https://openalex.org/W2106792607","https://openalex.org/W2157611458","https://openalex.org/W2170052777","https://openalex.org/W2172651430","https://openalex.org/W6676450183"],"related_works":["https://openalex.org/W366895366","https://openalex.org/W499413042","https://openalex.org/W420258036","https://openalex.org/W2180492355","https://openalex.org/W3101235327","https://openalex.org/W452679527","https://openalex.org/W448509095","https://openalex.org/W2197200660","https://openalex.org/W469063910","https://openalex.org/W1859855716"],"abstract_inverted_index":{"The":[0,67,152],"size":[1],"of":[2,45,91,126,136,149,158,175,187],"systems":[3,48],"on":[4,24,87],"a":[5,32,53,102,106],"chip":[6,138],"is":[7],"limited":[8],"by":[9,49],"our":[10],"ability":[11],"to":[12,37,113,132],"design":[13,104],"and":[14,60,70,76,94,100,117,163],"fabricate":[15],"such":[16],"systems,":[17],"staying":[18],"within":[19],"the":[20,25,42,64,71,88,92,97,115,123,127,137,141,147,156,173,185,191],"appropriate":[21],"costs":[22,44,125],"depending":[23],"application.":[26],"In":[27],"this":[28,82],"paper,":[29],"we":[30,84],"propose":[31,101],"divide-and-conquer":[33],"approach,":[34],"Quilt":[35],"Packaging\u00ae,":[36],"be":[38,78,133,145],"utilized":[39],"for":[40],"reducing":[41],"fabrication":[43],"large":[46],"digital":[47],"partitioning":[50,69],"them":[51],"into":[52,190],"quilted":[54,107,182],"\"metachip\"":[55],"that":[56],"offers":[57],"integration":[58,186],"density":[59],"performance":[61,116],"merits":[62],"surpassing":[63],"traditional":[65],"system-on-chip.":[66],"physical":[68],"network-on-a-quilt":[72],"are":[73,130],"closely":[74],"linked,":[75],"should":[77],"designed":[79],"concurrently.":[80],"For":[81],"purpose,":[83],"present":[85],"calculations":[86],"silicon":[89,124],"cost":[90],"interconnects":[93],"partitioning,":[95],"discuss":[96],"network":[98,183],"granularity,":[99],"multiprocessor":[103],"around":[105,134],"modular":[108,181],"network,":[109],"offering":[110],"novel":[111],"techniques":[112],"improve":[114],"enable":[118],"true":[119],"heterogeneous":[120],"integration.":[121],"Specifically,":[122],"quilting":[128],"method":[129],"demonstrated":[131],"1%":[135],"area,":[139],"while":[140],"yield":[142],"benefits":[143],"can":[144],"in":[146],"tens":[148],"percents":[150],"regime.":[151],"metachip":[153],"concept":[154],"enables":[155,184],"combination":[157],"standard":[159],"high-density":[160],"memory":[161,176],"technologies":[162],"wide-bus":[164],"access":[165],"with":[166],"improved":[167],"performance,":[168],"typically":[169],"at":[170],"least":[171],"doubling":[172],"amount":[174],"vs.":[177],"single-chip":[178],"CMOS.":[179],"Our":[180],"non-CMOS":[188],"chips":[189],"quilt.":[192]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}