{"id":"https://openalex.org/W1989337902","doi":"https://doi.org/10.1145/2393216.2393273","title":"Design of 9-transistor single bit full adder","display_name":"Design of 9-transistor single bit full adder","publication_year":2012,"publication_date":"2012-10-26","ids":{"openalex":"https://openalex.org/W1989337902","doi":"https://doi.org/10.1145/2393216.2393273","mag":"1989337902"},"language":"en","primary_location":{"id":"doi:10.1145/2393216.2393273","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100682766","display_name":"Manoj Kumar","orcid":"https://orcid.org/0000-0002-1863-4189"},"institutions":[{"id":"https://openalex.org/I15896350","display_name":"Guru Jambheshwar University of Science and Technology","ror":"https://ror.org/02zpxgh81","country_code":"IN","type":"education","lineage":["https://openalex.org/I15896350"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Manoj Kumar","raw_affiliation_strings":["Guru Jambheshwar University of Science & Technology, Hisar, India"],"affiliations":[{"raw_affiliation_string":"Guru Jambheshwar University of Science & Technology, Hisar, India","institution_ids":["https://openalex.org/I15896350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5100682766"],"corresponding_institution_ids":["https://openalex.org/I15896350"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57034732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"337","last_page":"340"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9261594414710999},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.773849368095398},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.6350370049476624},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5941530466079712},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5933495163917542},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.572689414024353},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5644110441207886},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5295637249946594},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5121159553527832},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48584219813346863},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4802451431751251},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.46206507086753845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4561119079589844},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4475022554397583},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4462048411369324},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.43765708804130554},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.42144298553466797},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38125017285346985},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37823009490966797},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2573106586933136},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.23314186930656433},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1776735782623291},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09445875883102417}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9261594414710999},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.773849368095398},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.6350370049476624},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5941530466079712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5933495163917542},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.572689414024353},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5644110441207886},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5295637249946594},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5121159553527832},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48584219813346863},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4802451431751251},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.46206507086753845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4561119079589844},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4475022554397583},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4462048411369324},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.43765708804130554},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.42144298553466797},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38125017285346985},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37823009490966797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2573106586933136},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.23314186930656433},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1776735782623291},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09445875883102417},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2393216.2393273","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1842156172","https://openalex.org/W1922693460","https://openalex.org/W2004388506","https://openalex.org/W2098769011","https://openalex.org/W2099457755","https://openalex.org/W2113192550","https://openalex.org/W2119985366","https://openalex.org/W2124278579","https://openalex.org/W2138968074","https://openalex.org/W2141849037","https://openalex.org/W2146113745","https://openalex.org/W2147970500","https://openalex.org/W2159229333","https://openalex.org/W3142526730"],"related_works":["https://openalex.org/W4383503034","https://openalex.org/W2151773946","https://openalex.org/W2140092109","https://openalex.org/W2595074880","https://openalex.org/W2329434788","https://openalex.org/W1882870471","https://openalex.org/W3021845539","https://openalex.org/W2394385641","https://openalex.org/W2065024711","https://openalex.org/W2123990000"],"abstract_inverted_index":{"Here,":[0],"new":[1],"low":[2,21],"power":[3,22,34,80],"single":[4],"bit":[5],"full":[6,111],"adder":[7,16,45,78,112],"using":[8],"9":[9],"transistors":[10],"has":[11,17,36,113],"been":[12,37,61,69,97,114],"presented.":[13],"The":[14,66,77],"proposed":[15,110,121],"the":[18,44,64],"advantage":[19],"of":[20,31,82,88,93,109],"consumption":[23,108],"with":[24,46,75,84,100,116],"less":[25],"area":[26],"requirements":[27],"due":[28],"fewer":[29],"numbers":[30],"transistors.":[32],"Low":[33],"goal":[35],"achieved":[38],"at":[39,90],"circuit":[40,122],"level":[41],"by":[42],"designing":[43],"optimized":[47],"XNOR":[48],"gates":[49],"and":[50,58,120],"multiplexer":[51],"approach.":[52],"Direct":[53],"path":[54],"between":[55],"supply":[56,91,102],"voltage":[57,92,103],"ground":[59],"have":[60,68,96],"minimized":[62],"in":[63,71],"design.":[65],"circuits":[67,119],"simulated":[70],"0.18\u03bcm":[72],"CMOS":[73],"technology":[74],"SPICE.":[76],"shows":[79,123],"dissipation":[81],"2.0773mW":[83],"maximum":[85],"output":[86],"delay":[87],"1.86ps":[89],"3.3V.":[94],"Simulations":[95],"carried":[98],"out":[99],"varying":[101],"3.3V":[104],"to":[105],"2.7V.":[106],"Power":[107],"compared":[115],"earlier":[117],"reported":[118],"better":[124],"results.":[125]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}