{"id":"https://openalex.org/W2014841305","doi":"https://doi.org/10.1145/2393216.2393271","title":"Synthesis optimization by redesigning FPGA architecture for area-speed optimization","display_name":"Synthesis optimization by redesigning FPGA architecture for area-speed optimization","publication_year":2012,"publication_date":"2012-10-26","ids":{"openalex":"https://openalex.org/W2014841305","doi":"https://doi.org/10.1145/2393216.2393271","mag":"2014841305"},"language":"en","primary_location":{"id":"doi:10.1145/2393216.2393271","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103209454","display_name":"S. Uma","orcid":"https://orcid.org/0000-0003-4399-0617"},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Uma","raw_affiliation_strings":["Pondicherry University, Puducherry, India"],"affiliations":[{"raw_affiliation_string":"Pondicherry University, Puducherry, India","institution_ids":["https://openalex.org/I175691731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031810874","display_name":"P. Dhavachelvan","orcid":null},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Dhavachelvan","raw_affiliation_strings":["Pondicherry University, Puducherry, India"],"affiliations":[{"raw_affiliation_string":"Pondicherry University, Puducherry, India","institution_ids":["https://openalex.org/I175691731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103209454"],"corresponding_institution_ids":["https://openalex.org/I175691731"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09263006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2914","issue":null,"first_page":"322","last_page":"327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8710294961929321},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8447556495666504},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7040280103683472},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6678417325019836},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5696316957473755},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5383118391036987},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5294380187988281},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.507387101650238},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4884621202945709},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44801801443099976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4472907781600952},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.42810171842575073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4037959575653076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1466975212097168},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10777148604393005},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0714235007762909}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8710294961929321},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8447556495666504},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7040280103683472},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6678417325019836},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5696316957473755},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5383118391036987},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5294380187988281},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.507387101650238},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4884621202945709},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44801801443099976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4472907781600952},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.42810171842575073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4037959575653076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1466975212097168},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10777148604393005},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0714235007762909},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2393216.2393271","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2027719830","https://openalex.org/W2027884601","https://openalex.org/W2041632118","https://openalex.org/W2086429465","https://openalex.org/W2091943162","https://openalex.org/W2104183572","https://openalex.org/W2114812767","https://openalex.org/W2135292808","https://openalex.org/W2142727297","https://openalex.org/W2156351601","https://openalex.org/W2161585491"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W1748531671","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228"],"abstract_inverted_index":{"In":[0],"FPGAs":[1,16],"the":[2,20,40,59,63],"data":[3,48],"path":[4,50],"computations":[5],"are":[6,71,91],"all":[7],"optimized":[8],"for":[9],"delay":[10,60],"and":[11,62,76],"logical":[12],"depth.":[13],"Still":[14],"current":[15],"support":[17],"modification":[18],"in":[19],"existing":[21],"internal":[22],"scheme":[23],"to":[24,57],"provide":[25],"higher":[26],"performance":[27,77],"computations.":[28],"This":[29],"paper":[30],"presents":[31],"how":[32],"an":[33],"optimization":[34],"can":[35],"be":[36],"achieved":[37],"by":[38],"redesigning":[39],"FPGA":[41],"architecture":[42],"of":[43,65,85,89],"carry":[44],"propagation":[45],"stage.":[46],"The":[47,68],"computation":[49],"is":[51],"modified":[52],"with":[53],"two":[54],"different":[55],"structures":[56],"reduce":[58],"aspect":[61],"number":[64],"logic":[66,86,90],"levels.":[67],"module":[69],"functionality":[70],"described":[72],"using":[73,98],"Verilog":[74],"HDL":[75],"issues":[78],"like":[79],"slice":[80],"utilized,":[81],"simulation":[82],"time,":[83],"percentage":[84],"utilization,":[87],"level":[88],"analyzed":[92],"at":[93],"90":[94],"nm":[95],"process":[96],"technology":[97],"SPARTAN6":[99],"XC6SLX150":[100],"XILINX":[101],"ISE12.1":[102],"tool.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}