{"id":"https://openalex.org/W2039206683","doi":"https://doi.org/10.1145/2393216.2393257","title":"Performance enhancement for variable block optimization in FGPA synthesis process","display_name":"Performance enhancement for variable block optimization in FGPA synthesis process","publication_year":2012,"publication_date":"2012-10-26","ids":{"openalex":"https://openalex.org/W2039206683","doi":"https://doi.org/10.1145/2393216.2393257","mag":"2039206683"},"language":"en","primary_location":{"id":"doi:10.1145/2393216.2393257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079901059","display_name":"R. Uma","orcid":null},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Uma","raw_affiliation_strings":["Pondicherry University, Puducherry, India"],"affiliations":[{"raw_affiliation_string":"Pondicherry University, Puducherry, India","institution_ids":["https://openalex.org/I175691731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031810874","display_name":"P. Dhavachelvan","orcid":null},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Dhavachelvan","raw_affiliation_strings":["Pondicherry University, Puducherry, India"],"affiliations":[{"raw_affiliation_string":"Pondicherry University, Puducherry, India","institution_ids":["https://openalex.org/I175691731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079901059"],"corresponding_institution_ids":["https://openalex.org/I175691731"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11098266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"237","last_page":"243"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7553390860557556},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7198342680931091},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7120349407196045},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6679271459579468},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6566610336303711},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5549253225326538},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5362927317619324},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5310443043708801},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47958698868751526},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4529728293418884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4264979362487793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40044915676116943},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37758663296699524},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35812920331954956},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3392125964164734},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3202897906303406},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14960002899169922},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08198320865631104}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7553390860557556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7198342680931091},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7120349407196045},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6679271459579468},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6566610336303711},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5549253225326538},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5362927317619324},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5310443043708801},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47958698868751526},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4529728293418884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4264979362487793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40044915676116943},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37758663296699524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35812920331954956},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3392125964164734},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3202897906303406},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14960002899169922},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08198320865631104},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2393216.2393257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2393216.2393257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2027719830","https://openalex.org/W2027884601","https://openalex.org/W2041632118","https://openalex.org/W2086429465","https://openalex.org/W2104183572","https://openalex.org/W2114812767","https://openalex.org/W2135292808","https://openalex.org/W2136207759","https://openalex.org/W2142727297","https://openalex.org/W2161585491"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W1748531671","https://openalex.org/W1533253004","https://openalex.org/W2197466303","https://openalex.org/W2127580684","https://openalex.org/W2139569078","https://openalex.org/W4252227487","https://openalex.org/W2120397377","https://openalex.org/W2073513347","https://openalex.org/W2102341772"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"is":[5,50],"a":[6,100],"general-purpose,":[7],"multi-level":[8],"programmable":[9],"logic":[10,61,94,186,190],"device":[11,86],"which":[12,105],"allows":[13],"perfect":[14],"customization":[15],"of":[16,34,47,75,102,130,185,189],"the":[17,45,56,60,69,73,93,108,112,122,128],"hardware":[18],"at":[19,193],"an":[20],"attractive":[21],"price":[22],"even":[23],"in":[24,65],"low":[25],"quantities.":[26],"Modern":[27],"FPGAs":[28,76],"became":[29],"viable":[30],"ASIC":[31],"replacement":[32],"because":[33],"very":[35],"expensive":[36],"fabrication":[37],"process":[38,196],"and":[39,52,80,118,141,158,176],"time":[40],"consuming":[41],"test":[42],"process.":[43],"Unfortunately,":[44],"amount":[46],"reconfigurable":[48],"resources":[49,57],"fixed":[51],"limited.":[53],"While":[54],"using":[55,173,198],"as":[58,116],"well":[59],"implemented":[62],"needs":[63],"optimizations":[64,138],"order":[66],"to":[67,90,110,120,153],"meet":[68,111],"desired":[70],"constraints.":[71,143],"As":[72],"capacity":[74],"increases,":[77],"synthesis":[78,82,97],"tools":[79],"efficient":[81],"methods":[83],"for":[84,139],"target":[85],"become":[87],"more":[88],"significant":[89],"efficiently":[91],"exploit":[92],"capacity.":[95],"The":[96,168],"tool":[98],"provides":[99],"variety":[101],"design":[103,113],"constraints":[104],"essentially":[106],"helps":[107],"designer":[109],"goal":[114],"such":[115],"area":[117,142],"speed":[119,140],"obtain":[121],"best":[123],"implementation.":[124],"This":[125,144],"paper":[126],"presents":[127],"implementation":[129],"modified":[131,145],"ripple":[132,155],"carry":[133,156],"adder":[134,157],"with":[135],"various":[136],"block":[137],"structure":[146],"produces":[147],"better":[148],"optimized":[149],"output":[150],"when":[151],"compare":[152],"conventional":[154],"parallel":[159],"prefix":[160],"adders":[161],"like":[162,179],"brent":[163],"kung,":[164],"Sklansky,":[165],"Kogge-Stone":[166],"etc.":[167],"module":[169],"functionality":[170],"are":[171,191],"described":[172],"Verilog":[174],"HDL":[175],"performance":[177],"issues":[178],"slice":[180],"utilized,":[181],"simulation":[182],"time,":[183],"percentage":[184],"utilization,":[187],"level":[188],"analyzed":[192],"90":[194],"nm":[195],"technology":[197],"SPARTAN6":[199],"XC6SLX150":[200],"XILINX":[201],"ISE12.1":[202],"tool.":[203]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}