{"id":"https://openalex.org/W1975875633","doi":"https://doi.org/10.1145/2390191.2390203","title":"Verification work reduction methodology in low-power chip implementation","display_name":"Verification work reduction methodology in low-power chip implementation","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W1975875633","doi":"https://doi.org/10.1145/2390191.2390203","mag":"1975875633"},"language":"en","primary_location":{"id":"doi:10.1145/2390191.2390203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2390191.2390203","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082611644","display_name":"Masanori Kurimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Masanori Kurimoto","raw_affiliation_strings":["Renesas Electronics Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073735576","display_name":"Takeshi Yamamoto","orcid":"https://orcid.org/0000-0003-4765-459X"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Takeshi Yamamoto","raw_affiliation_strings":["Renesas Electronics Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046884291","display_name":"Satoshi Nakano","orcid":"https://orcid.org/0000-0002-7010-9867"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satoshi Nakano","raw_affiliation_strings":["Renesas Electronics Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013223669","display_name":"Atsuto Hanami","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Atsuto Hanami","raw_affiliation_strings":["Renesas Electronics Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090395658","display_name":"Hiroyuki Kondo","orcid":"https://orcid.org/0000-0002-3194-152X"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hiroyuki Kondo","raw_affiliation_strings":["Renesas Electronics Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation","institution_ids":["https://openalex.org/I75636454"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5082611644"],"corresponding_institution_ids":["https://openalex.org/I75636454"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05871275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":"1","first_page":"1","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8290333151817322},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6100301742553711},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5837317705154419},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5594200491905212},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.49386245012283325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46571019291877747},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34711965918540955},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32134687900543213},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08634376525878906}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8290333151817322},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6100301742553711},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5837317705154419},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5594200491905212},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.49386245012283325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46571019291877747},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34711965918540955},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32134687900543213},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08634376525878906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2390191.2390203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2390191.2390203","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2019019572","https://openalex.org/W2104042042","https://openalex.org/W2137411780","https://openalex.org/W2139171217","https://openalex.org/W2149069958","https://openalex.org/W2159014894","https://openalex.org/W2607159714","https://openalex.org/W2761387436","https://openalex.org/W4230256307","https://openalex.org/W4238843056"],"related_works":["https://openalex.org/W2353900159","https://openalex.org/W2362222286","https://openalex.org/W2379680731","https://openalex.org/W2350081277","https://openalex.org/W2390551782","https://openalex.org/W2369099997","https://openalex.org/W3094920005","https://openalex.org/W2352712479","https://openalex.org/W2389537118","https://openalex.org/W2374444867"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,134,147],"achieve":[3],"satisfactory":[4],"verification":[5,16,125,137],"for":[6,50,70,103],"complicated":[7],"low-power":[8,34,37,62,92],"demands":[9],"in":[10,88],"green":[11],"products,":[12],"we":[13,121],"propose":[14],"a":[15],"work":[17],"reduction":[18],"methodology.":[19,174],"It":[20],"consists":[21],"of":[22,72,116],"three":[23],"step,":[24],"namely":[25],"virtual,":[26],"direct":[27],"actual,":[28],"and":[29,46,83,85,106,127,151,162],"actual":[30,61,75,98,149],"model":[31],"simulations.":[32],"Virtual":[33],"simulation":[35,63,93,156],"inserts":[36],"cells,":[38],"such":[39],"as":[40,139,141],"isolators":[41],"or":[42],"level":[43],"shifters,":[44],"virtually":[45],"simulates":[47,86,94],"logical":[48],"behavior":[49,65],"design":[51],"under":[52],"test":[53],"(DUT)":[54],"based":[55],"on":[56,119],"user-defined":[57],"power":[58],"mode.":[59],"Direct":[60],"replaces":[64],"models":[66,76,99],"without":[67],"non-logical":[68,78,101],"pins":[69,102],"some":[71],"modules":[73],"with":[74,77,100,171],"pins,":[79],"which":[80,112,120],"are":[81],"Vdd":[82],"Gnd,":[84],"DUT":[87,95],"mixed":[89],"level.":[90],"Actual":[91],"by":[96,160,168],"using":[97],"all":[104],"cells":[105],"hard":[107],"macros.":[108],"We":[109,143],"introduce":[110],"techniques":[111],"classify":[113],"the":[114,117,129,135,154,163,172],"type":[115],"bugs":[118,131],"focus":[122],"at":[123],"each":[124],"step":[126,138],"prevent":[128],"concerned":[130],"from":[132],"leaking":[133],"latter":[136],"much":[140],"possible.":[142],"applied":[144],"our":[145],"methodology":[146],"an":[148],"chip":[150,165],"could":[152],"reduce":[153],"total":[155,164],"period":[157,167],"until":[158],"tape-out":[159],"38.8%":[161],"development":[166],"10%,":[169],"compared":[170],"conventional":[173]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}