{"id":"https://openalex.org/W2024980355","doi":"https://doi.org/10.1145/2380445.2380525","title":"A configurable test infrastructure using a mixed-language and mixed-level IP integration IP-XACT flow","display_name":"A configurable test infrastructure using a mixed-language and mixed-level IP integration IP-XACT flow","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W2024980355","doi":"https://doi.org/10.1145/2380445.2380525","mag":"2024980355"},"language":"en","primary_location":{"id":"doi:10.1145/2380445.2380525","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022482014","display_name":"Erwin de Kock","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Erwin de Kock","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040220613","display_name":"Jos Verhaegh","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jos Verhaegh","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014690469","display_name":"Serge Amougou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107758","display_name":"Magillem Design Services","ror":"https://ror.org/01qn49q19","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210107758"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Serge Amougou","raw_affiliation_strings":["Magillem Design Services, Paris, France"],"affiliations":[{"raw_affiliation_string":"Magillem Design Services, Paris, France","institution_ids":["https://openalex.org/I4210107758"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022482014"],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09452876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"521","last_page":"528"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7368002533912659},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7349629998207092},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6910182237625122},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6066932678222656},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5868139863014221},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5330473184585571},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5299345850944519},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.5134018659591675},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4647046625614166},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41981241106987},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.34380394220352173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29044991731643677},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22146296501159668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7368002533912659},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7349629998207092},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6910182237625122},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6066932678222656},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5868139863014221},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5330473184585571},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5299345850944519},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.5134018659591675},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4647046625614166},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41981241106987},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.34380394220352173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29044991731643677},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22146296501159668}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2380445.2380525","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2097593007","https://openalex.org/W2079167566","https://openalex.org/W3127258852","https://openalex.org/W2091822926","https://openalex.org/W2035296141","https://openalex.org/W1860860920","https://openalex.org/W1754554616","https://openalex.org/W2130728271","https://openalex.org/W2024980355","https://openalex.org/W1513658513"],"abstract_inverted_index":{"We":[0,70],"present":[1,71],"a":[2,34,86,96],"reusable":[3,76],"test":[4,22,44,77,88,112],"infrastructure":[5,23,45,78],"for":[6,79,124],"RTL":[7],"designs":[8],"as":[9],"an":[10,72,120],"application":[11,73],"of":[12,39,74],"mixed-level":[13,127],"and":[14,95,103,114,126],"mixed-language":[15,125],"integration":[16,122],"using":[17,48],"the":[18,40,43,49,67,75,111,115],"IP-XACT":[19,68],"standard.":[20,52,69],"The":[21,36,60],"is":[24,46,56,90],"configurable,":[25],"meaning":[26],"that":[27],"specific":[28,87],"configurations":[29,65],"can":[30],"be":[31],"generated":[32],"from":[33],"template.":[35],"main":[37],"part":[38,55],"components":[41],"in":[42,58,101],"implemented":[47,57],"SystemC":[50],"TLM2":[51],"A":[53],"small":[54],"VHDL.":[59,104],"design":[61],"technology":[62],"to":[63],"generate":[64],"uses":[66],"randomized":[80],"IC":[81],"verification.":[82],"To":[83],"this":[84],"end,":[85],"configuration":[89],"integrated":[91],"with":[92],"additional":[93],"stubs":[94],"DUT":[97],"which":[98],"are":[99,107],"described":[100],"Verilog":[102],"Software":[105],"images":[106],"executed":[108],"both":[109],"on":[110],"bench":[113],"DUT.":[116],"Our":[117],"results":[118],"demonstrate":[119],"efficient":[121],"flow":[123,130],"IPs":[128],"through":[129],"automation.":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}