{"id":"https://openalex.org/W2126877041","doi":"https://doi.org/10.1145/2380445.2380524","title":"A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware","display_name":"A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W2126877041","doi":"https://doi.org/10.1145/2380445.2380524","mag":"2126877041"},"language":"en","primary_location":{"id":"doi:10.1145/2380445.2380524","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103620446","display_name":"Sungpack Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sungpack Hong","raw_affiliation_strings":["Oracle Labs, Belmont, USA","Oracle Labs, Belmont, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Oracle Labs, Belmont, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle Labs, Belmont, USA#TAB#","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076503998","display_name":"Tayo Oguntebi","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]},{"id":"https://openalex.org/I1743320","display_name":"Palo Alto University","ror":"https://ror.org/04f812k67","country_code":"US","type":"education","lineage":["https://openalex.org/I1743320"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tayo Oguntebi","raw_affiliation_strings":["Stanford University, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Palo Alto, USA","institution_ids":["https://openalex.org/I1743320","https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010396318","display_name":"Jared Casper","orcid":null},"institutions":[{"id":"https://openalex.org/I1743320","display_name":"Palo Alto University","ror":"https://ror.org/04f812k67","country_code":"US","type":"education","lineage":["https://openalex.org/I1743320"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jared Casper","raw_affiliation_strings":["Stanford University, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Palo Alto, USA","institution_ids":["https://openalex.org/I1743320","https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012608164","display_name":"Nathan Bronson","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]},{"id":"https://openalex.org/I1743320","display_name":"Palo Alto University","ror":"https://ror.org/04f812k67","country_code":"US","type":"education","lineage":["https://openalex.org/I1743320"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathan Bronson","raw_affiliation_strings":["Stanford University, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Palo Alto, USA","institution_ids":["https://openalex.org/I1743320","https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042148531","display_name":"Christos Kozyrakis","orcid":"https://orcid.org/0000-0002-3154-7530"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]},{"id":"https://openalex.org/I1743320","display_name":"Palo Alto University","ror":"https://ror.org/04f812k67","country_code":"US","type":"education","lineage":["https://openalex.org/I1743320"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christos Kozyrakis","raw_affiliation_strings":["Stanford University, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Palo Alto, USA","institution_ids":["https://openalex.org/I1743320","https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023857198","display_name":"Kunle Olukotun","orcid":"https://orcid.org/0000-0002-8779-0636"},"institutions":[{"id":"https://openalex.org/I1743320","display_name":"Palo Alto University","ror":"https://ror.org/04f812k67","country_code":"US","type":"education","lineage":["https://openalex.org/I1743320"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kunle Olukotun","raw_affiliation_strings":["Stanford University, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Palo Alto, USA","institution_ids":["https://openalex.org/I1743320","https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5103620446"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.8783,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.75189942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"513","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7622606158256531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6109985113143921},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5805568695068359},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4865974187850952},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.46413251757621765},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4269869327545166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41560861468315125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41371238231658936},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.41251885890960693},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3593088388442993},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.31251466274261475},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.2959980368614197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24478009343147278},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2238076627254486},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.08707746863365173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08651077747344971}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7622606158256531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6109985113143921},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5805568695068359},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4865974187850952},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.46413251757621765},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4269869327545166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41560861468315125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41371238231658936},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.41251885890960693},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3593088388442993},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.31251466274261475},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.2959980368614197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24478009343147278},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2238076627254486},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.08707746863365173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08651077747344971}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2380445.2380524","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.365.3044","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.365.3044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csl.stanford.edu/~christos/publications/2012.tmacc.codes.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1964471912","https://openalex.org/W1994158727","https://openalex.org/W2037800158","https://openalex.org/W2045465112","https://openalex.org/W2103591545","https://openalex.org/W2113167168","https://openalex.org/W2119777736","https://openalex.org/W2120346621","https://openalex.org/W2130513448","https://openalex.org/W2131493012","https://openalex.org/W2134633067","https://openalex.org/W2135056409","https://openalex.org/W2141100810","https://openalex.org/W2142543548","https://openalex.org/W2145143134","https://openalex.org/W2160499092","https://openalex.org/W2163033792","https://openalex.org/W2183250619","https://openalex.org/W2340530615","https://openalex.org/W2955325419","https://openalex.org/W4239813889","https://openalex.org/W6703760063"],"related_works":["https://openalex.org/W2116517177","https://openalex.org/W2039865334","https://openalex.org/W2166358658","https://openalex.org/W2135756607","https://openalex.org/W2044903879","https://openalex.org/W2165346564","https://openalex.org/W2359402975","https://openalex.org/W2132346204","https://openalex.org/W4255789569","https://openalex.org/W2401743419"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,56],"interesting":[4],"system-level":[5],"co-design":[6],"and":[7,20,55,100,122,134],"co-verification":[8],"case":[9],"study":[10,127],"for":[11],"a":[12,26,35,39,51,113],"non-trivial":[13],"design":[14,133],"where":[15],"multiple":[16],"high-performing":[17],"x86":[18],"processors":[19],"custom":[21],"hardware":[22],"were":[23,92],"connected":[24],"through":[25],"coherent":[27],"interconnection":[28],"fabric.":[29],"In":[30],"functional":[31,42],"verification":[32,135],"of":[33,95,136],"such":[34,112],"system,":[36],"we":[37,60],"used":[38],"processor":[40],"bus":[41],"model":[43,99],"(BFM)":[44],"to":[45,66,69,76,132],"combine":[46],"native":[47],"software":[48],"execution":[49],"with":[50],"cycle-accurate":[52],"interconnect":[53],"simulator":[54],"HDL":[57],"simulator.":[58],"However,":[59],"found":[61],"that":[62],"significant":[63],"extensions":[64],"need":[65],"be":[67,117,130],"made":[68],"the":[70,96],"conventional":[71],"BFM":[72],"methodology":[73],"in":[74,81,86],"order":[75],"capture":[77],"various":[78],"data-race":[79],"cases":[80],"simulation,":[82],"which":[83],"eventually":[84],"happen":[85],"modern":[87],"multi-processor":[88],"systems.":[89,139],"Especially":[90],"essential":[91],"faithful":[93],"implementations":[94],"memory":[97],"consistency":[98],"cache":[101],"coherence":[102],"protocol,":[103],"as":[104,106],"well":[105],"timing":[107],"randomization.":[108],"We":[109],"demonstrate":[110],"how":[111],"co-simulation":[114],"environment":[115],"can":[116,128],"constructed":[118],"from":[119,125],"existing":[120],"tools":[121],"software.":[123],"Lessons":[124],"our":[126],"similarly":[129],"applied":[131],"other":[137],"tightly-coupled":[138]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}