{"id":"https://openalex.org/W1969817766","doi":"https://doi.org/10.1145/2380445.2380496","title":"SystemC as completing pillar in industrial OVM based verification environments","display_name":"SystemC as completing pillar in industrial OVM based verification environments","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W1969817766","doi":"https://doi.org/10.1145/2380445.2380496","mag":"1969817766"},"language":"en","primary_location":{"id":"doi:10.1145/2380445.2380496","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046956677","display_name":"Wolfgang Ecker","orcid":"https://orcid.org/0000-0002-9362-8096"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Wolfgang Ecker","raw_affiliation_strings":["Infineon Technologies, Neubiberg, Germany","[Infineon Technologies, Neubiberg, Germany]"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"[Infineon Technologies, Neubiberg, Germany]","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040173035","display_name":"Volkan Esen","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Volkan Esen","raw_affiliation_strings":["Infineon, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062218687","display_name":"Michael Velten","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Velten","raw_affiliation_strings":["Infineon, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058889912","display_name":"Tudor Timisescu","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tudor Timisescu","raw_affiliation_strings":["Infineon, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5046956677"],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":0.3369,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57947977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9823547601699829},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7972652912139893},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5680833458900452},{"id":"https://openalex.org/keywords/pillar","display_name":"Pillar","score":0.5162367820739746},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.511947751045227},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4567204415798187},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4565654695034027},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4396282434463501},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.43108126521110535},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.4134977459907532},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39427316188812256},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3864579200744629},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3566385507583618},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14200958609580994},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10901376605033875},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.08048084378242493},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.07714027166366577}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9823547601699829},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7972652912139893},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5680833458900452},{"id":"https://openalex.org/C105289051","wikidata":"https://www.wikidata.org/wiki/Q1930094","display_name":"Pillar","level":2,"score":0.5162367820739746},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.511947751045227},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4567204415798187},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4565654695034027},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4396282434463501},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.43108126521110535},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.4134977459907532},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39427316188812256},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3864579200744629},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3566385507583618},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14200958609580994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10901376605033875},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.08048084378242493},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.07714027166366577},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2380445.2380496","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2028826245","https://openalex.org/W2155651864","https://openalex.org/W3023634467","https://openalex.org/W3205806031","https://openalex.org/W6803067242"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2532163536","https://openalex.org/W3146089259","https://openalex.org/W2166358658","https://openalex.org/W2390700130","https://openalex.org/W2161390130","https://openalex.org/W2044903879","https://openalex.org/W2358360848","https://openalex.org/W1969817766","https://openalex.org/W2135756607"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,16],"novel":[4],"TLM":[5],"verification":[6],"approach":[7,25],"utilizing":[8],"TLM+":[9],"as":[10,22,43],"reference":[12],"model":[13],"and":[14,49],"providing":[15],"systematic":[17],"path":[18],"to":[19],"RTL":[20],"simulation":[21],"well.":[23],"The":[24],"is":[26],"based":[27],"on":[28,36],"SystemC":[29],"only":[30],"but":[31],"follows":[32],"the":[33],"established":[34,55],"structure":[35],"an":[37],"OVM":[38],"testbench.":[39],"Industrial":[40],"relevant":[41],"aspects":[42],"use":[44],"of":[45,51],"standards,":[46],"early":[47],"verification,":[48],"re-use":[50],"design":[52],"items":[53],"are":[54],"in":[56],"this":[57],"way.":[58]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}