{"id":"https://openalex.org/W2042762783","doi":"https://doi.org/10.1145/2380445.2380493","title":"Designing parameterized signal processing ips for high level synthesis in a model based design environment","display_name":"Designing parameterized signal processing ips for high level synthesis in a model based design environment","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W2042762783","doi":"https://doi.org/10.1145/2380445.2380493","mag":"2042762783"},"language":"en","primary_location":{"id":"doi:10.1145/2380445.2380493","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027243148","display_name":"Shahzad Ahmad Butt","orcid":"https://orcid.org/0000-0002-9747-221X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Shahzad Ahmad Butt","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politecnico di Torino, Turin, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Turin, ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politecnico di Torino, Turin, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Turin, ITALY","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027243148"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.5855,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67230463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"295","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8359622359275818},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8215227127075195},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.7894575595855713},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7704971432685852},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6615291833877563},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6596370935440063},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6242519021034241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5583286285400391},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5255733132362366},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4653851091861725},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35752108693122864},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3030872344970703},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10915952920913696},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.08858859539031982},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07190972566604614}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8359622359275818},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8215227127075195},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.7894575595855713},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7704971432685852},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6615291833877563},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6596370935440063},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6242519021034241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5583286285400391},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5255733132362366},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4653851091861725},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35752108693122864},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3030872344970703},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10915952920913696},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08858859539031982},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07190972566604614},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2380445.2380493","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.703.960","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.703.960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.lisha.ufsc.br/sw/esweek/codes/p295.pdf","raw_type":"text"},{"id":"pmh:oai:porto.polito.it:2527501","is_oa":false,"landing_page_url":"http://porto.polito.it/2527501/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1974944762","https://openalex.org/W2092836090","https://openalex.org/W2105572413","https://openalex.org/W2114435074","https://openalex.org/W2119674509","https://openalex.org/W2127844926","https://openalex.org/W2140837302","https://openalex.org/W2153929699","https://openalex.org/W2156359858","https://openalex.org/W4251128420","https://openalex.org/W6682912749"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2108242004","https://openalex.org/W4312985392","https://openalex.org/W2042762783","https://openalex.org/W2269990635","https://openalex.org/W2548514518","https://openalex.org/W3146054601","https://openalex.org/W2064115172","https://openalex.org/W2046679083","https://openalex.org/W2056509023"],"abstract_inverted_index":{"Model":[0],"based":[1],"hardware/software":[2],"synthesis":[3],"can":[4,25,44,50],"lead":[5],"to":[6,71,78],"fast":[7],"and":[8,23,63],"efficient":[9],"embedded":[10],"system":[11],"implementations,":[12],"by":[13,28],"enabling":[14],"quick":[15],"design":[16,73],"space":[17,74],"exploration.":[18],"High":[19],"level":[20,39,57],"hardware":[21,40],"modeling":[22,58],"implementation":[24],"be":[26,45,51],"accelerated":[27],"using":[29],"functionally":[30],"verified":[31],"parameterized":[32],"models":[33,43],"that":[34,48],"are":[35],"optimized":[36],"for":[37],"high":[38,56],"synthesis.":[41],"Such":[42],"designed":[46],"so":[47],"they":[49],"easily":[52],"integrated":[53],"with":[54],"a":[55],"environment,":[59],"such":[60],"as":[61],"Simulink,":[62],"at":[64],"the":[65],"same":[66],"time":[67],"provide":[68],"ample":[69],"flexibility":[70],"perform":[72],"exploration":[75],"when":[76],"mapped":[77],"hardware.":[79]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}