{"id":"https://openalex.org/W2029247336","doi":"https://doi.org/10.1145/2380445.2380491","title":"BPR","display_name":"BPR","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W2029247336","doi":"https://doi.org/10.1145/2380445.2380491","mag":"2029247336"},"language":"en","primary_location":{"id":"doi:10.1145/2380445.2380491","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027192362","display_name":"James Coole","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James Coole","raw_affiliation_strings":["University of Florida, Gainesville, Florida, USA","University of Florida , Gainesville, Florida, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, Florida, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"University of Florida , Gainesville, Florida, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, Florida, USA","University of Florida , Gainesville, Florida, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, Florida, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"University of Florida , Gainesville, Florida, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027192362"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":1.53101719,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.85428959,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7644894123077393},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6838163137435913},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6626883745193481},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5854030251502991},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5617454648017883},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5074545741081238},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49569809436798096},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.47807931900024414},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46885547041893005},{"id":"https://openalex.org/keywords/business-process-reengineering","display_name":"Business process reengineering","score":0.4630482494831085},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4543856382369995},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4317336976528168},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4183255732059479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41765880584716797},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.243091881275177},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2205999195575714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12326976656913757}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7644894123077393},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6838163137435913},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6626883745193481},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5854030251502991},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5617454648017883},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5074545741081238},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49569809436798096},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.47807931900024414},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46885547041893005},{"id":"https://openalex.org/C29143872","wikidata":"https://www.wikidata.org/wiki/Q876690","display_name":"Business process reengineering","level":3,"score":0.4630482494831085},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4543856382369995},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4317336976528168},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4183255732059479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41765880584716797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.243091881275177},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2205999195575714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12326976656913757},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C137335462","wikidata":"https://www.wikidata.org/wiki/Q380772","display_name":"Lean manufacturing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2380445.2380491","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1930652811","https://openalex.org/W2007049691","https://openalex.org/W2030922743","https://openalex.org/W2048672904","https://openalex.org/W2062435236","https://openalex.org/W2084478983","https://openalex.org/W2121303892","https://openalex.org/W2127430515","https://openalex.org/W2134634502","https://openalex.org/W2135521851","https://openalex.org/W2135639276","https://openalex.org/W2138946897","https://openalex.org/W2139637699","https://openalex.org/W2151758817","https://openalex.org/W2168077571","https://openalex.org/W2220804834","https://openalex.org/W2275304190","https://openalex.org/W2554510265","https://openalex.org/W6640271799"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W2165891825","https://openalex.org/W4239364405","https://openalex.org/W4251805775","https://openalex.org/W2778498407"],"abstract_inverted_index":{"Numerous":[0],"studies":[1],"have":[2],"shown":[3],"the":[4,22,72,120,143],"advantages":[5],"of":[6,25,116,125,146,155,170],"hardware":[7],"and":[8,33,85,98,109,123,137],"software":[9],"co-design":[10],"using":[11],"FPGAs.":[12],"However,":[13],"increasingly":[14],"lengthy":[15],"place-and-route":[16,131,159],"times":[17,69],"represent":[18],"a":[19,58,114,168],"barrier":[20],"to":[21,37,61,111,140],"broader":[23],"adoption":[24],"this":[26,50,54,92],"technology":[27],"by":[28,43,56,70,118],"significantly":[29,66],"reducing":[30],"designer":[31],"productivity":[32],"turns-per-day,":[34],"especially":[35],"compared":[36],"more":[38],"traditional":[39,107,130],"design":[40,64],"environments":[41],"offered":[42],"competitive":[44],"technologies":[45],"such":[46,133],"as":[47,81,134],"GPUs.":[48],"In":[49],"paper,":[51],"we":[52,94,149],"address":[53],"challenge":[55],"introducing":[57],"new":[59],"approach":[60,104],"FPGA":[62,78,102],"application":[63],"that":[65,105,151],"reduces":[67],"compile":[68],"exploiting":[71],"functional":[73],"reuse":[74],"common":[75],"throughout":[76],"modern":[77],"applications,":[79],"e.g.":[80],"shared":[82],"code":[83],"libraries":[84],"unchanged":[86],"modules":[87],"between":[88],"compiles.":[89],"To":[90],"evaluate":[91],"approach,":[93],"introduce":[95],"Block":[96],"Place":[97],"Route":[99],"(BPR),":[100],"an":[101],"CAD":[103],"modifies":[106],"placement":[108,122,136],"routing":[110,124,139],"operate":[112],"at":[113],"higher-level":[115],"abstraction":[117],"pre-computing":[119],"internal":[121],"reused":[126,147],"cores.":[127],"By":[128],"extending":[129],"algorithms":[132],"simulated-annealing":[135],"negotiated-congestion":[138],"abstract":[141],"away":[142],"detailed":[144],"implementation":[145],"cores,":[148],"show":[150],"BPR":[152],"is":[153],"capable":[154],"orders-of-magnitude":[156],"speedup":[157],"in":[158],"over":[160],"commercial":[161],"tools":[162],"with":[163],"acceptably":[164],"low":[165],"overhead":[166],"for":[167],"variety":[169],"applications.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}