{"id":"https://openalex.org/W2118217079","doi":"https://doi.org/10.1145/2380445.2380477","title":"Non-intrusive trace & debug noc architecture with accurate timestamping for GALS SoCs","display_name":"Non-intrusive trace & debug noc architecture with accurate timestamping for GALS SoCs","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W2118217079","doi":"https://doi.org/10.1145/2380445.2380477","mag":"2118217079"},"language":"en","primary_location":{"id":"doi:10.1145/2380445.2380477","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019250344","display_name":"Vladimir Todorov","orcid":"https://orcid.org/0000-0002-7011-8130"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Vladimir Todorov","raw_affiliation_strings":["Intel Mobile Communications GmbH, Munich, Germany","Intel Mobile Communications GmbH, Munich, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Mobile Communications GmbH, Munich, Germany#TAB#","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037565685","display_name":"Alberto Ghiribaldi","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Ghiribaldi","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066075320","display_name":"Helmut Reinig","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Helmut Reinig","raw_affiliation_strings":["Intel Mobile Communications GmbH, Munich, Germany","Intel Mobile Communications GmbH, Munich, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Mobile Communications GmbH, Munich, Germany#TAB#","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Technische Universitaet Muenchen, Munich, Germany","Technische Universitaet Muenchen, MUNICH, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universitaet Muenchen, Munich, Germany","institution_ids":[]},{"raw_affiliation_string":"Technische Universitaet Muenchen, MUNICH, Germany#TAB#","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5466,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.91102398,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8101009726524353},{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.7824576497077942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7800184488296509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7142694592475891},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.6797943115234375},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5966472625732422},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5886884927749634},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.5427494645118713},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.48397159576416016},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4603230059146881},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3706297278404236},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36341917514801025},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1435604989528656}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8101009726524353},{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.7824576497077942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7800184488296509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7142694592475891},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.6797943115234375},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5966472625732422},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5886884927749634},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.5427494645118713},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.48397159576416016},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4603230059146881},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3706297278404236},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36341917514801025},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1435604989528656},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2380445.2380477","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380445.2380477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1735211","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1735211","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2000905221","https://openalex.org/W2068239131","https://openalex.org/W2091853270","https://openalex.org/W2095854047","https://openalex.org/W2098137565","https://openalex.org/W2114320580","https://openalex.org/W2129562552","https://openalex.org/W2143592276","https://openalex.org/W2147036755","https://openalex.org/W2153738175","https://openalex.org/W6677178982"],"related_works":["https://openalex.org/W2800641345","https://openalex.org/W2886673879","https://openalex.org/W564953056","https://openalex.org/W2061184006","https://openalex.org/W2381239448","https://openalex.org/W4236910510","https://openalex.org/W2092932442","https://openalex.org/W2543963479","https://openalex.org/W1751798423","https://openalex.org/W2583000271"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"a":[3,21,28,35,45,69,74,110],"flexible":[4],"and":[5,11,59,77,90,97,103,116],"modular":[6],"solution":[7,108],"for":[8],"nonintrusive":[9],"tracing":[10],"debugging":[12],"of":[13,37,113],"software":[14],"on":[15],"embedded":[16],"SoC":[17,96],"platforms.":[18],"It":[19,82],"utilizes":[20,73],"separate,":[22],"dedicated":[23],"Network-on-Chip":[24],"(NoC)":[25],"interconnect":[26],"with":[27,85,99],"hierarchical":[29],"unidirectional":[30],"ring":[31],"topology":[32],"to":[33,48,55,67],"connect":[34],"multitude":[36],"monitoring":[38],"devices.":[39],"The":[40,71,106],"devices":[41],"are":[42],"controlled":[43],"via":[44],"debugger":[46,65],"attached":[47],"the":[49,53,64,95,118],"NoC.":[50],"They":[51],"use":[52],"network":[54],"receive":[56],"control":[57],"information":[58],"send":[60],"back":[61],"observations,":[62],"which":[63],"uses":[66],"construct":[68],"trace.":[70],"system":[72],"very":[75],"accurate":[76],"efficient":[78],"differential":[79],"timestamping":[80],"approach.":[81],"allows":[83],"working":[84],"multi-synchronous":[86],"SoCs,":[87],"identifying":[88],"concurrencies":[89],"other":[91],"temporal":[92],"properties":[93],"in":[94],"coping":[98],"partial":[100],"power":[101],"downs":[102],"clock":[104],"gatings.":[105],"proposed":[107],"requires":[109],"low":[111],"amount":[112],"hardware":[114],"resources":[115],"at":[117],"same":[119],"time":[120],"provides":[121],"unmatched":[122],"capabilities.":[123]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}