{"id":"https://openalex.org/W1992336996","doi":"https://doi.org/10.1145/2380403.2380427","title":"A low-overhead interconnect architecture for virtual reconfigurable fabrics","display_name":"A low-overhead interconnect architecture for virtual reconfigurable fabrics","publication_year":2012,"publication_date":"2012-10-07","ids":{"openalex":"https://openalex.org/W1992336996","doi":"https://doi.org/10.1145/2380403.2380427","mag":"1992336996"},"language":"en","primary_location":{"id":"doi:10.1145/2380403.2380427","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380403.2380427","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037618099","display_name":"Aaron Landy","orcid":"https://orcid.org/0000-0001-5727-1758"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Aaron Landy","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA","University of Florida , Gainesville , FL USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"University of Florida , Gainesville , FL USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA","University of Florida , Gainesville , FL USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"University of Florida , Gainesville , FL USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037618099"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":2.1276,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.8728131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8131080269813538},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7148335576057434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7081807851791382},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6799032688140869},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6572589874267578},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6125969290733337},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5686177015304565},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5591092705726624},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.45591554045677185},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4408895671367645},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25854092836380005},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14343345165252686},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11578240990638733}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8131080269813538},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7148335576057434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7081807851791382},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6799032688140869},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6572589874267578},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6125969290733337},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5686177015304565},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5591092705726624},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.45591554045677185},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4408895671367645},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25854092836380005},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14343345165252686},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11578240990638733}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2380403.2380427","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2380403.2380427","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W101494604","https://openalex.org/W1572929635","https://openalex.org/W1887556625","https://openalex.org/W1972887087","https://openalex.org/W2027103958","https://openalex.org/W2030922743","https://openalex.org/W2047143252","https://openalex.org/W2048672904","https://openalex.org/W2048845789","https://openalex.org/W2062435236","https://openalex.org/W2076639376","https://openalex.org/W2084478983","https://openalex.org/W2097959379","https://openalex.org/W2104449965","https://openalex.org/W2118676287","https://openalex.org/W2121303892","https://openalex.org/W2127192221","https://openalex.org/W2127430515","https://openalex.org/W2134422574","https://openalex.org/W2135521851","https://openalex.org/W2138383740","https://openalex.org/W2139637699","https://openalex.org/W2141597697","https://openalex.org/W2147903032","https://openalex.org/W2150022482","https://openalex.org/W2151758817","https://openalex.org/W2154209144","https://openalex.org/W2154991996","https://openalex.org/W2158824786","https://openalex.org/W2159741920","https://openalex.org/W2170116489","https://openalex.org/W2171429297","https://openalex.org/W2220804834","https://openalex.org/W2275304190","https://openalex.org/W2554510265"],"related_works":["https://openalex.org/W2787803743","https://openalex.org/W2745742916","https://openalex.org/W2063534976","https://openalex.org/W2011469574","https://openalex.org/W3006136800","https://openalex.org/W4295855328","https://openalex.org/W1992336996","https://openalex.org/W2134422574","https://openalex.org/W1989560818","https://openalex.org/W2137343299"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"have":[4,9,36],"been":[5],"widely":[6],"shown":[7,42],"to":[8,16,30,67,79,135,138],"significant":[10,44,98],"performance":[11],"and":[12,18,55,123],"power":[13],"advantages":[14],"compared":[15,137],"microprocessors":[17],"graphics-processing":[19],"units":[20],"(GPUs),":[21],"but":[22],"remain":[23],"a":[24,76,149],"niche":[25],"technology":[26],"due":[27],"in":[28],"part":[29],"productivity":[31],"challenges.":[32],"Although":[33],"such":[34],"challenges":[35],"numerous":[37],"causes,":[38],"previous":[39,139],"work":[40],"has":[41],"two":[43],"contributing":[45],"factors:":[46],"1)":[47],"prohibitive":[48],"place-and-route":[49,84],"times":[50],"preventing":[51,60],"mainstream":[52],"design":[53,61],"methodologies,":[54],"2)":[56],"limited":[57],"application":[58,89],"portability":[59,90],"reuse.":[62],"Virtual":[63],"reconfigurable":[64],"architectures,":[65],"referred":[66],"as":[68,75],"intermediate":[69,102],"fabrics":[70,103],"(IFs),":[71],"were":[72],"recently":[73],"introduced":[74],"potential":[77],"solution":[78],"these":[80],"problems,":[81],"providing":[82],"100x-1000x":[83],"speedup,":[85],"while":[86,141],"also":[87,142],"enabling":[88],"across":[91],"potentially":[92],"any":[93],"physical":[94],"FPGA.":[95],"However,":[96],"one":[97],"limitation":[99],"of":[100,119,153],"existing":[101],"is":[104],"area":[105,131],"overhead":[106,132,152],"incurred":[107],"from":[108],"virtualized":[109],"interconnect":[110,121,128],"resources.":[111],"In":[112],"this":[113],"paper,":[114],"we":[115],"perform":[116],"design-space":[117],"exploration":[118],"virtual":[120,127],"architectures":[122],"introduce":[124],"an":[125],"optimized":[126],"that":[129],"reduces":[130],"by":[133,146],"48%":[134],"54%":[136],"work,":[140],"improving":[143],"clock":[144],"frequencies":[145],"24%":[147],"with":[148],"modest":[150],"routability":[151],"16%.":[154]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}