{"id":"https://openalex.org/W2160576832","doi":"https://doi.org/10.1145/2364474.2364480","title":"Harnessing parallelism in FPGAs using the hume language","display_name":"Harnessing parallelism in FPGAs using the hume language","publication_year":2012,"publication_date":"2012-09-12","ids":{"openalex":"https://openalex.org/W2160576832","doi":"https://doi.org/10.1145/2364474.2364480","mag":"2160576832"},"language":"en","primary_location":{"id":"doi:10.1145/2364474.2364480","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2364474.2364480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st ACM SIGPLAN workshop on Functional high-performance computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058477107","display_name":"Jocelyn S\u00e9rot","orcid":"https://orcid.org/0009-0008-4763-8163"},"institutions":[{"id":"https://openalex.org/I198244214","display_name":"Universit\u00e9 Clermont Auvergne","ror":"https://ror.org/01a8ajp46","country_code":"FR","type":"education","lineage":["https://openalex.org/I198244214"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jocelyn S\u00e9rot","raw_affiliation_strings":["University of Blaise Pascal, Clermont-Ferrand, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Blaise Pascal, Clermont-Ferrand, France","institution_ids":["https://openalex.org/I198244214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030164076","display_name":"Greg Michaelson","orcid":"https://orcid.org/0000-0002-3437-6570"},"institutions":[{"id":"https://openalex.org/I32062511","display_name":"Heriot-Watt University","ror":"https://ror.org/04mghma93","country_code":"GB","type":"education","lineage":["https://openalex.org/I32062511"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Greg Michaelson","raw_affiliation_strings":["Heriot-Watt University, Edinburgh, Scotland, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Heriot-Watt University, Edinburgh, Scotland, UK","institution_ids":["https://openalex.org/I32062511"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17677909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"27","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8564214706420898},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8185146450996399},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7489434480667114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5789573788642883},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5746526122093201},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5701032280921936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5537381172180176},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5397641658782959},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5208266973495483},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5159890651702881},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5122470259666443},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4520932137966156},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4362505078315735},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4191577434539795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2555420994758606}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8564214706420898},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8185146450996399},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7489434480667114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5789573788642883},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5746526122093201},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5701032280921936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5537381172180176},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5397641658782959},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5208266973495483},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5159890651702881},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5122470259666443},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4520932137966156},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4362505078315735},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4191577434539795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2555420994758606},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2364474.2364480","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2364474.2364480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st ACM SIGPLAN workshop on Functional high-performance computing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.308.7758","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.7758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.macs.hw.ac.uk/~greg/publications/sm.fhpc12.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W48924297","https://openalex.org/W68880992","https://openalex.org/W71524696","https://openalex.org/W187112444","https://openalex.org/W399424253","https://openalex.org/W1486842216","https://openalex.org/W1507342598","https://openalex.org/W1525901076","https://openalex.org/W1572401739","https://openalex.org/W1575112393","https://openalex.org/W1583099307","https://openalex.org/W2014389151","https://openalex.org/W2040870580","https://openalex.org/W2049600101","https://openalex.org/W2057774885","https://openalex.org/W2100905076","https://openalex.org/W2104504058","https://openalex.org/W2160323811","https://openalex.org/W2163330067","https://openalex.org/W4251523731","https://openalex.org/W4292002034","https://openalex.org/W4299839838","https://openalex.org/W4401805309","https://openalex.org/W6635131274"],"related_works":["https://openalex.org/W4294338060","https://openalex.org/W1491017262","https://openalex.org/W1494824878","https://openalex.org/W4297819361","https://openalex.org/W2110818533","https://openalex.org/W207411050","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620"],"abstract_inverted_index":{"We":[0,25],"propose":[1],"to":[2,14,18,56,73],"use":[3],"Hume,":[4],"a":[5,34,43,69,84],"general":[6],"purpose,":[7],"functionally":[8],"inspired,":[9],"programming":[10],"language,":[11],"initially":[12],"oriented":[13],"resource-aware":[15],"embedded":[16],"applications,":[17],"implement":[19],"fine-grain":[20],"parallel":[21],"applications":[22],"on":[23,59],"FPGAs.":[24,60],"show":[26,78],"that":[27],"the":[28,64],"Hume":[29,72],"description":[30],"of":[31,36,49,71],"programs":[32],"as":[33],"set":[35],"asynchronous":[37],"boxes":[38],"connected":[39],"by":[40],"wires":[41],"has":[42],"very":[44,85],"natural":[45],"interpretation":[46],"in":[47],"terms":[48],"register-transfer":[50],"level":[51],"hardware":[52],"description,":[53],"hence":[54],"leading":[55],"efficient":[57],"implementations":[58],"The":[61],"paper":[62],"describes":[63],"basic":[65],"compilation":[66],"process":[67],"from":[68],"subset":[70],"synthetisable":[74],"RTL":[75],"VHDL":[76],"and":[77],"preliminary":[79],"experimental":[80],"results":[81],"obtained":[82],"with":[83],"simple":[86],"perceptron":[87],"application.":[88]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}