{"id":"https://openalex.org/W2010052271","doi":"https://doi.org/10.1145/2362374.2362378","title":"Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications","display_name":"Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2010052271","doi":"https://doi.org/10.1145/2362374.2362378","mag":"2010052271"},"language":"en","primary_location":{"id":"doi:10.1145/2362374.2362378","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2362374.2362378","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077815462","display_name":"Laurent Gantel","orcid":"https://orcid.org/0000-0001-8596-9010"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I4210148552","display_name":"Equipes Traitement de l'Information et Syst\u00e8mes","ror":"https://ror.org/0592ata02","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I4210159245","https://openalex.org/I86175216"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Gantel","raw_affiliation_strings":["Thales Research and Technology France, ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise","ESL - Embedded System Lab (Embedded Systems Lab THALES Research and Technology Software Research Group RD 128 - 91767 Palaiseau Cedex - France - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology France, ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210140930","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I86175216"]},{"raw_affiliation_string":"ESL - Embedded System Lab (Embedded Systems Lab THALES Research and Technology Software Research Group RD 128 - 91767 Palaiseau Cedex - France - France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043779341","display_name":"Amel Khiar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I4210148552","display_name":"Equipes Traitement de l'Information et Syst\u00e8mes","ror":"https://ror.org/0592ata02","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I4210159245","https://openalex.org/I86175216"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amel Khiar","raw_affiliation_strings":["ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise","institution_ids":["https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I86175216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080472332","display_name":"Beno\u00eet Miramond","orcid":"https://orcid.org/0000-0002-1229-7046"},"institutions":[{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I4210148552","display_name":"Equipes Traitement de l'Information et Syst\u00e8mes","ror":"https://ror.org/0592ata02","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I4210159245","https://openalex.org/I86175216"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Benoit Miramond","raw_affiliation_strings":["ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise","institution_ids":["https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I86175216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106235156","display_name":"Mohamed El Amine Benkhelifa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I4210148552","display_name":"Equipes Traitement de l'Information et Syst\u00e8mes","ror":"https://ror.org/0592ata02","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I4210159245","https://openalex.org/I86175216"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mohamed El Amine Benkhelifa","raw_affiliation_strings":["ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise","institution_ids":["https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I86175216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111384640","display_name":"Lounis Kessal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I4210148552","display_name":"Equipes Traitement de l'Information et Syst\u00e8mes","ror":"https://ror.org/0592ata02","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I4210159245","https://openalex.org/I86175216"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lounis Kessal","raw_affiliation_strings":["ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS, UMR CNRS 8051, ENSEA, University of Cergy-Pontoise","institution_ids":["https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I86175216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104089759","display_name":"Fabrice Lemonnier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabrice Lemonnier","raw_affiliation_strings":["Thales Research and Technology France","ESL - Embedded System Lab (Embedded Systems Lab THALES Research and Technology Software Research Group RD 128 - 91767 Palaiseau Cedex - France - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology France","institution_ids":["https://openalex.org/I4210140930"]},{"raw_affiliation_string":"ESL - Embedded System Lab (Embedded Systems Lab THALES Research and Technology Software Research Group RD 128 - 91767 Palaiseau Cedex - France - France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103395334","display_name":"Jimmy Le Rhun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jimmy Le Rhun","raw_affiliation_strings":["Thales Research and Technology France","ESL - Embedded System Lab (Embedded Systems Lab THALES Research and Technology Software Research Group RD 128 - 91767 Palaiseau Cedex - France - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology France","institution_ids":["https://openalex.org/I4210140930"]},{"raw_affiliation_string":"ESL - Embedded System Lab (Embedded Systems Lab THALES Research and Technology Software Research Group RD 128 - 91767 Palaiseau Cedex - France - France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1105,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90949776,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"5","issue":"3","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.889637291431427},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.616698682308197},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6157160401344299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6126890182495117},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5882572531700134},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5762688517570496},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5632212162017822},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.5151761770248413},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5054183006286621},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4773043394088745},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42101752758026123},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3719853162765503},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1556946337223053}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.889637291431427},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.616698682308197},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6157160401344299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6126890182495117},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5882572531700134},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5762688517570496},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5632212162017822},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5151761770248413},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5054183006286621},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4773043394088745},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42101752758026123},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3719853162765503},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1556946337223053},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2362374.2362378","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2362374.2362378","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00766667v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00766667","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2012, 5 (3), pp.Article No. 14. &#x27E8;10.1145/2362374.2362378&#x27E9;","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6960160121","display_name":"Flexible OS For Reconfigurable Platform","funder_award_id":"ANR-07-ARFU-0003","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1963686823","https://openalex.org/W1963975008","https://openalex.org/W2022686119","https://openalex.org/W2039282853","https://openalex.org/W2091158003","https://openalex.org/W2096445089","https://openalex.org/W2100157123","https://openalex.org/W2104305031","https://openalex.org/W2114487351","https://openalex.org/W2121844137","https://openalex.org/W2126610812","https://openalex.org/W2127303041","https://openalex.org/W2133200067","https://openalex.org/W2134054737","https://openalex.org/W2135426721","https://openalex.org/W2142315955","https://openalex.org/W2148964229","https://openalex.org/W2152373011","https://openalex.org/W2156760182","https://openalex.org/W2170435775","https://openalex.org/W2197252268","https://openalex.org/W2602816542"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W2091330445","https://openalex.org/W2038220260","https://openalex.org/W3164085601","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2139962137"],"abstract_inverted_index":{"Recent":[0],"FPGAs":[1],"allow":[2],"the":[3,57,63,71,75,78,105,117,125,128,133],"design":[4],"of":[5,17,48,51,62,74,104,127],"efficient":[6],"and":[7,130,138],"complex":[8],"Heterogeneous":[9],"Systems-on-Chip":[10],"(HSoC).":[11],"Namely,":[12],"these":[13,29],"systems":[14],"are":[15,82,94],"composed":[16],"several":[18],"processors,":[19],"hardware":[20,97,139],"accelerators":[21],"as":[22,24],"well":[23],"communication":[25,134],"media":[26],"between":[27,136],"all":[28],"components.":[30],"Performances":[31],"provided":[32],"by":[33],"HSoCs":[34],"make":[35],"them":[36],"really":[37],"interesting":[38],"for":[39],"data-flow":[40],"applications,":[41],"especially":[42],"image":[43],"processing":[44],"applications.":[45],"The":[46],"use":[47],"this":[49],"kind":[50],"architecture":[52],"provides":[53],"good":[54],"performances":[55],"but":[56],"drawback":[58],"is":[59,68],"an":[60],"increase":[61],"programming":[64,113],"complexity.":[65],"This":[66,107],"complexity":[67],"due":[69],"to":[70,86,98,110,123,131],"heterogeneous":[72],"deployment":[73],"application":[76],"on":[77,88,116],"platform.":[79],"Some":[80],"functions":[81,93],"implemented":[83,95],"in":[84,96,100,121],"software":[85,137],"run":[87,99],"a":[89,101,112],"processor,":[90],"whereas":[91],"other":[92],"reconfigurable":[102],"partition":[103],"FPGA.":[106],"article":[108],"aims":[109],"define":[111],"model":[114],"based":[115],"Synchronous":[118],"Data-Flow":[119],"model,":[120],"order":[122],"abstract":[124],"heterogeneity":[126],"implementation":[129],"leverage":[132],"issue":[135],"actors.":[140]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}
