{"id":"https://openalex.org/W2020871752","doi":"https://doi.org/10.1145/2348839.2348854","title":"ECR","display_name":"ECR","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2020871752","doi":"https://doi.org/10.1145/2348839.2348854","mag":"2020871752"},"language":"en","primary_location":{"id":"doi:10.1145/2348839.2348854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2348839.2348854","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030537604","display_name":"Tak-Kei Lam","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tak-Kei Lam","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103530103","display_name":"Wai-Chung Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wai-Chung Tang","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100662947","display_name":"Xiaoqing Yang","orcid":"https://orcid.org/0000-0001-5161-1432"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoqing Yang","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024289242","display_name":"Yu\u2010Liang Wu","orcid":"https://orcid.org/0000-0002-5181-056X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu-Liang Wu","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030537604"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.2901,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55274499,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"4","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.805945634841919},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6389080882072449},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5328032970428467},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4868118464946747},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.4760165810585022},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45030224323272705},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.43347716331481934},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34107735753059387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2631605267524719},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11090633273124695},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08041685819625854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.805945634841919},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6389080882072449},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5328032970428467},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4868118464946747},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.4760165810585022},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45030224323272705},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.43347716331481934},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34107735753059387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2631605267524719},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11090633273124695},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08041685819625854},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2348839.2348854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2348839.2348854","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1507146030","https://openalex.org/W1905608265","https://openalex.org/W1983336721","https://openalex.org/W2009499420","https://openalex.org/W2028027538","https://openalex.org/W2037931040","https://openalex.org/W2057339729","https://openalex.org/W2071529508","https://openalex.org/W2078488000","https://openalex.org/W2095698047","https://openalex.org/W2096554094","https://openalex.org/W2100465945","https://openalex.org/W2103673037","https://openalex.org/W2111926132","https://openalex.org/W2112886407","https://openalex.org/W2114364095","https://openalex.org/W2114394884","https://openalex.org/W2115571162","https://openalex.org/W2115608018","https://openalex.org/W2119627643","https://openalex.org/W2121385807","https://openalex.org/W2123330203","https://openalex.org/W2124629169","https://openalex.org/W2124956691","https://openalex.org/W2133559461","https://openalex.org/W2140831103","https://openalex.org/W2143021572","https://openalex.org/W2162705435","https://openalex.org/W2163635134","https://openalex.org/W2165370339","https://openalex.org/W2169837676","https://openalex.org/W2170227286","https://openalex.org/W2527193322","https://openalex.org/W4234340808","https://openalex.org/W4237232722"],"related_works":["https://openalex.org/W2120204135","https://openalex.org/W2139396251","https://openalex.org/W174435416","https://openalex.org/W1796293478","https://openalex.org/W1577544887","https://openalex.org/W2168276503","https://openalex.org/W1573537275","https://openalex.org/W2105713543","https://openalex.org/W4205908955","https://openalex.org/W2132239740"],"abstract_inverted_index":{"Rewiring":[0,81],"is":[1,12,27,31,46,98,127,168,177,197],"known":[2],"to":[3,20,61,104,129],"be":[4,105],"a":[5,57,78,122,145],"class":[6],"of":[7,40,111,161],"logic":[8,22],"restructuring":[9],"technique":[10,54],"that":[11,193],"at":[13],"least":[14],"equally":[15],"powerful":[16,199],"in":[17,202],"flexibility":[18],"compared":[19],"other":[21],"transformation":[23],"techniques.":[24],"Especially":[25],"it":[26,97,142],"wiring":[28],"sensitive":[29],"and":[30,51,70,116,121],"particularly":[32],"useful":[33],"for":[34,101],"interconnect-based":[35],"circuit":[36],"synthesis":[37],"processes.":[38],"One":[39],"the":[41,47,109,118,151,158,173,194],"most":[42,152],"well-studied":[43],"rewiring":[44,89,119,125,132,155],"techniques":[45],"ATPG-based":[48],"Redundancy":[49],"Addition":[50],"Removal":[52],"(RAR)":[53],"which":[55,84,134],"adds":[56],"redundant":[58,69],"alternative":[59,102,162],"wire":[60,67],"make":[62],"an":[63],"originally":[64],"irredundant":[65],"target":[66],"become":[68],"thus":[71],"removable.":[72],"In":[73,94],"this":[74],"article,":[75],"we":[76,114],"propose":[77],"new":[79],"Error-Cancellation-based":[80],"scheme":[82,126],"(ECR)":[83],"can":[85],"also":[86,191],"identify":[87],"non-RAR-based":[88],"operations":[90],"with":[91,150],"high":[92],"efficiency.":[93],"ECR":[95,195],"scheme,":[96],"not":[99,136],"necessary":[100],"wires":[103,163],"redundant.":[106],"Based":[107],"on":[108],"notion":[110],"error":[112],"cancellation,":[113],"analyze":[115],"reformulate":[117],"problem,":[120],"more":[123,131,180,198],"generalized":[124],"developed":[128],"detect":[130],"cases":[133],"are":[135],"obtainable":[137],"by":[138,165,185],"existing":[139],"schemes":[140],"while":[141,172],"still":[143],"maintains":[144],"low":[146],"runtime":[147],"complexity.":[148],"Comparing":[149],"recent":[153],"non-RAR":[154],"tool":[156],"IRRA,":[157],"total":[159],"number":[160],"found":[164],"our":[166],"approach":[167],"about":[169],"doubled":[170],"(202%)":[171],"CPU":[174],"time":[175],"used":[176],"just":[178],"slightly":[179],"(8%)":[181],"upon":[182],"benchmarks":[183],"preoptimized":[184],"ABC\u2019s":[186],"rewriting.":[187],"Our":[188],"experimental":[189],"results":[190],"suggest":[192],"engine":[196],"than":[200],"IRRA":[201],"FPGA":[203],"technology":[204],"mapping.":[205]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}