{"id":"https://openalex.org/W2099984546","doi":"https://doi.org/10.1145/2348839.2348852","title":"Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains","display_name":"Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2099984546","doi":"https://doi.org/10.1145/2348839.2348852","mag":"2099984546"},"language":"en","primary_location":{"id":"doi:10.1145/2348839.2348852","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2348839.2348852","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111982449","display_name":"Shianling Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shianling Wu","raw_affiliation_strings":["Kyushu Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109249989","display_name":"Laung\u2010Terng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laung-Terng Wang","raw_affiliation_strings":["SynTest Technologies, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc","institution_ids":["https://openalex.org/I4210107885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084697545","display_name":"Xiaoqing Wen","orcid":"https://orcid.org/0000-0001-8305-604X"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Xiaoqing Wen","raw_affiliation_strings":["Kyushu Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110090558","display_name":"Wen-Ben Jone","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-Ben Jone","raw_affiliation_strings":["University of Cincinnati"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael S. Hsiao","raw_affiliation_strings":["Virginia Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100404508","display_name":"Fangfang Li","orcid":"https://orcid.org/0000-0001-7007-5284"},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fangfang Li","raw_affiliation_strings":["SynTest Technologies, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc","institution_ids":["https://openalex.org/I4210107885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017361488","display_name":"James Chien-Mo Li","orcid":"https://orcid.org/0000-0002-4393-5186"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"James Chien-Mo Li","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > > > >"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > > > >","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100883521","display_name":"Jiun-Lang Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-Lang Huang","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > > > >"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > > > >","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.1594337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"17","issue":"4","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8840622901916504},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7526728510856628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7215550541877747},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6214484572410583},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5928546786308289},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5328707098960876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.393746942281723},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3850582540035248},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.366233766078949},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34512683749198914},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3437385559082031},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.22748073935508728},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10843777656555176},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10800117254257202},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09750580787658691},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0940326452255249},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08640739321708679},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08587914705276489}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8840622901916504},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7526728510856628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7215550541877747},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6214484572410583},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5928546786308289},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5328707098960876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.393746942281723},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3850582540035248},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.366233766078949},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34512683749198914},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3437385559082031},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.22748073935508728},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10843777656555176},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10800117254257202},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09750580787658691},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0940326452255249},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08640739321708679},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08587914705276489},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2348839.2348852","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2348839.2348852","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:irdb.nii.ac.jp:01216:0007229413","is_oa":false,"landing_page_url":"https://kyutech.repo.nii.ac.jp/records/2002174","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal article"},{"id":"pmh:oai:kyutech.repo.nii.ac.jp:02002174","is_oa":false,"landing_page_url":"http://hdl.handle.net/10228/0002002174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"VoR"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G4600680082","display_name":"Power Adjustment Testing for Next-Generation Low-Power LSI Circuits","funder_award_id":"22300017","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G6296478405","display_name":null,"funder_award_id":"CCF-0541103","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W123458872","https://openalex.org/W156271197","https://openalex.org/W260873559","https://openalex.org/W302935356","https://openalex.org/W1503570386","https://openalex.org/W1511183433","https://openalex.org/W1554885925","https://openalex.org/W1595368737","https://openalex.org/W1905213452","https://openalex.org/W2096146619","https://openalex.org/W2112187634","https://openalex.org/W2112705672","https://openalex.org/W2116874325","https://openalex.org/W2118204515","https://openalex.org/W2118744758","https://openalex.org/W2123145598","https://openalex.org/W2125424164","https://openalex.org/W2139377754","https://openalex.org/W2140842616","https://openalex.org/W2144817027","https://openalex.org/W2148184408","https://openalex.org/W2148271311","https://openalex.org/W2150534321","https://openalex.org/W2169632679","https://openalex.org/W2401854798"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W1837475237","https://openalex.org/W2624668974","https://openalex.org/W3088373974","https://openalex.org/W2806771822","https://openalex.org/W2154529098"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,28,100,106,109],"hybrid":[4,63],"Automatic":[5],"Test":[6],"Pattern":[7],"Generation":[8],"(ATPG)":[9],"technique":[10,64],"using":[11,105],"the":[12,19,36,49,82,120,136,148],"staggered":[13,37],"Launch-On-Shift":[14],"(LOS)":[15],"scheme":[16,22,38,51,151],"followed":[17],"by":[18,130,141],"one-hot":[20,50,149],"launch-on-shift":[21],"for":[23,76,123],"testing":[24],"delay":[25],"faults":[26],"in":[27],"scan":[29,78,83],"design":[30,84],"containing":[31],"asynchronous":[32],"clock":[33,88,95,101],"domains.":[34],"Typically,":[35],"produces":[39],"small":[40],"test":[41,59,69],"sets":[42],"but":[43,56],"needs":[44],"long":[45],"ATPG":[46,54,74,137],"runtime,":[47],"whereas":[48],"takes":[52],"short":[53],"runtime":[55,75,138],"yields":[57],"large":[58,125],"sets.":[60],"The":[61],"proposed":[62],"is":[65,97],"intended":[66],"to":[67,133,143,147],"reduce":[68],"pattern":[70,121],"count":[71],"with":[72],"acceptable":[73],"multimillion-gate":[77],"designs.":[79],"In":[80],"case":[81],"contains":[85],"multiple":[86],"synchronous":[87,94],"domains,":[89],"and":[90,103],"each":[91],"group":[92,102],"of":[93],"domains":[96],"treated":[98],"as":[99],"tested":[104],"launch-aligned":[107],"or":[108],"capture-aligned":[110],"LOS":[111],"scheme.":[112],"By":[113],"combining":[114],"these":[115],"schemes":[116],"together,":[117],"we":[118],"found":[119],"counts":[122],"two":[124],"industrial":[126],"designs":[127],"were":[128],"reduced":[129],"approximately":[131],"1.6X":[132],"1.8X,":[134],"while":[135],"was":[139],"increased":[140],"40%":[142],"50%,":[144],"when":[145],"compared":[146],"clocking":[150],"alone.":[152]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}