{"id":"https://openalex.org/W1991079660","doi":"https://doi.org/10.1145/2348839.2348842","title":"Synchronizing AMS Assertions with AMS Simulation","display_name":"Synchronizing AMS Assertions with AMS Simulation","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W1991079660","doi":"https://doi.org/10.1145/2348839.2348842","mag":"1991079660"},"language":"en","primary_location":{"id":"doi:10.1145/2348839.2348842","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2348839.2348842","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112740343","display_name":"Subhankar Mukherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subhankar Mukherjee","raw_affiliation_strings":["Indian Institute of Technology Kharagpur"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033329960","display_name":"Pallab Dasgupta","orcid":"https://orcid.org/0000-0002-2178-8154"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pallab Dasgupta","raw_affiliation_strings":["Indian Institute of Technology Kharagpur"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071719457","display_name":"Siddhartha Mukhopadhyay","orcid":"https://orcid.org/0000-0002-6415-8793"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Siddhartha Mukhopadhyay","raw_affiliation_strings":["Indian Institute of Technology Kharagpur"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024750161","display_name":"Scott Little","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Little","raw_affiliation_strings":["Freescale Semiconductor","Freescale Semiconductor,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor,","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070577608","display_name":"John Havlicek","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"John Havlicek","raw_affiliation_strings":["Freescale Semiconductor","Freescale Semiconductor,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor,","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015109331","display_name":"Srikanth Chandrasekaran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srikanth Chandrasekaran","raw_affiliation_strings":["Freescale Semiconductor","Freescale Semiconductor,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor,","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0419,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.76533425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"4","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8776014447212219},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.8192526698112488},{"id":"https://openalex.org/keywords/undecidable-problem","display_name":"Undecidable problem","score":0.7213818430900574},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.6949645280838013},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5765160918235779},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5519464015960693},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5403014421463013},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.512852668762207},{"id":"https://openalex.org/keywords/linear-temporal-logic","display_name":"Linear temporal logic","score":0.45053690671920776},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41740554571151733},{"id":"https://openalex.org/keywords/decidability","display_name":"Decidability","score":0.3978027105331421}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8776014447212219},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.8192526698112488},{"id":"https://openalex.org/C192034797","wikidata":"https://www.wikidata.org/wiki/Q3502995","display_name":"Undecidable problem","level":3,"score":0.7213818430900574},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.6949645280838013},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5765160918235779},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5519464015960693},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5403014421463013},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.512852668762207},{"id":"https://openalex.org/C4777664","wikidata":"https://www.wikidata.org/wiki/Q1536492","display_name":"Linear temporal logic","level":2,"score":0.45053690671920776},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41740554571151733},{"id":"https://openalex.org/C153269930","wikidata":"https://www.wikidata.org/wiki/Q430001","display_name":"Decidability","level":2,"score":0.3978027105331421},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2348839.2348842","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2348839.2348842","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8405152300","display_name":null,"funder_award_id":"2008-TJ-1835","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W571345558","https://openalex.org/W1483606732","https://openalex.org/W1494737186","https://openalex.org/W1547304883","https://openalex.org/W1584169022","https://openalex.org/W1780005695","https://openalex.org/W1786154393","https://openalex.org/W1834081712","https://openalex.org/W1964164497","https://openalex.org/W1976377518","https://openalex.org/W2023808162","https://openalex.org/W2030263557","https://openalex.org/W2049399166","https://openalex.org/W2049696538","https://openalex.org/W2051874670","https://openalex.org/W2052379249","https://openalex.org/W2099184371","https://openalex.org/W2139367472","https://openalex.org/W2139891885","https://openalex.org/W2152383599","https://openalex.org/W2168579189","https://openalex.org/W2172085120","https://openalex.org/W2221344136","https://openalex.org/W4242833572","https://openalex.org/W6638295334"],"related_works":["https://openalex.org/W2972379433","https://openalex.org/W1501430220","https://openalex.org/W2989332944","https://openalex.org/W2021891065","https://openalex.org/W2583549044","https://openalex.org/W2119045600","https://openalex.org/W2584984136","https://openalex.org/W2962928105","https://openalex.org/W2170336571","https://openalex.org/W2020140696"],"abstract_inverted_index":{"The":[0],"verification":[1],"community":[2],"anticipates":[3],"the":[4,9,16,37,45,48,53,69,73,79,87,136,144,167,171,175,181],"adoption":[5],"of":[6,138,169,184],"assertions":[7,27,41,93,161],"in":[8,15,47],"Analog":[10],"and":[11,66,82,108,130,179],"Mixed-Signal":[12],"(AMS)":[13],"domain":[14],"near":[17],"future.":[18],"Several":[19],"questions":[20,104],"need":[21],"to":[22,57,101],"be":[23,42,58,86],"answered":[24],"before":[25],"AMS":[26,40,74,92,156,160,172,176],"are":[28],"brought":[29],"into":[30],"practice,":[31],"such":[32],"as:":[33],"(a)":[34],"How":[35],"will":[36,72,85],"languages":[38],"for":[39,90,158],"different":[43,185],"from":[44,112],"ones":[46],"digital":[49],"domain?":[50],"(b)":[51],"Does":[52],"analog":[54,80,96],"simulator":[55,173],"have":[56],"assertion":[59,75,177],"aware?":[60],"(c)":[61],"If":[62],"so,":[63],"then":[64],"how":[65],"where":[67],"on":[68,162],"time":[70,142],"line":[71],"checker":[76,178],"synchronize":[77],"with":[78,125,154,174],"simulator?":[81],"(d)":[83],"What":[84],"performance":[88,182],"penalty":[89,183],"monitoring":[91],"accurately":[94],"over":[95,127],"simulation?":[97],"This":[98],"article":[99],"attempts":[100],"answer":[102],"these":[103],"through":[105],"theoretical":[106],"analysis":[107],"empirical":[109],"results":[110],"obtained":[111],"industrial":[113],"test":[114],"cases.":[115],"We":[116,147,165],"study":[117,166],"logics":[118],"which":[119,151],"extend":[120],"Linear":[121],"Temporal":[122],"Logic":[123],"(LTL)":[124],"predicates":[126],"real":[128],"variables,":[129],"show":[131],"that":[132],"further":[133],"extensions":[134],"allowing":[135],"binding":[137],"real-valued":[139],"variables":[140],"across":[141],"makes":[143],"logic":[145],"undecidable.":[146],"present":[148],"a":[149],"toolkit":[150],"can":[152],"integrate":[153],"existing":[155],"simulators":[157],"checking":[159],"practical":[163],"designs.":[164],"problem":[168],"synchronizing":[170],"demonstrate":[180],"synchronization":[186],"options.":[187]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}