{"id":"https://openalex.org/W2063365771","doi":"https://doi.org/10.1145/2347655.2347662","title":"Design and optimization of communication fabrics","display_name":"Design and optimization of communication fabrics","publication_year":2012,"publication_date":"2012-06-03","ids":{"openalex":"https://openalex.org/W2063365771","doi":"https://doi.org/10.1145/2347655.2347662","mag":"2063365771"},"language":"en","primary_location":{"id":"doi:10.1145/2347655.2347662","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2347655.2347662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on System Level Interconnect Prediction","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084255924","display_name":"\u00dcmit Y. Ogras","orcid":"https://orcid.org/0000-0002-5045-5535"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umit Ogras","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007256099","display_name":"Michael Kishinevsky","orcid":"https://orcid.org/0000-0002-5593-9694"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Kishinevsky","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8591609001159668},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7394325137138367},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5205510854721069},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5043572187423706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42697083950042725},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4174203872680664},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41365110874176025},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4124460518360138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16241338849067688}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8591609001159668},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7394325137138367},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5205510854721069},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5043572187423706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42697083950042725},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4174203872680664},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41365110874176025},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4124460518360138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16241338849067688},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2347655.2347662","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2347655.2347662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on System Level Interconnect Prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111062328","https://openalex.org/W2108386578","https://openalex.org/W2048887547","https://openalex.org/W1572417577","https://openalex.org/W91363257","https://openalex.org/W2142450926","https://openalex.org/W2118185763","https://openalex.org/W2296236528","https://openalex.org/W3139655666","https://openalex.org/W1550409889"],"abstract_inverted_index":{"Design":[0,149],"of":[1,98,111,134],"SoCs":[2],"as":[3,5,20],"well":[4],"general":[6],"purpose":[7],"client":[8],"and":[9,24,50,64,82,93,108,113,122,125,132,146,151],"server":[10],"systems":[11],"rely":[12],"increasingly":[13],"on":[14,60],"integrating":[15],"available":[16],"IP":[17,51],"cores":[18],"such":[19],"processing":[21],"cores,":[22],"accelerators":[23],"memory":[25],"blocks":[26],"to":[27,33,86],"improve":[28],"energy":[29],"efficiency,":[30],"reduce":[31],"time":[32,81],"market":[34],"and/or":[35],"cost.":[36],"As":[37],"a":[38,54],"result,":[39],"the":[40,44,48,67,79,142,158],"communication":[41,135],"fabric,":[42],"i.e.":[43],"glue":[45],"logic":[46],"between":[47],"modules":[49],"blocks,":[52],"becomes":[53],"critical":[55],"component":[56],"with":[57],"significant":[58],"implications":[59],"system-level":[61],"power,":[62],"performance":[63,144],"area.":[65],"At":[66],"same":[68],"time,":[69],"if":[70],"not":[71],"designed":[72],"carefully,":[73],"fabric":[74,123],"design":[75,80,104,119,131],"can":[76],"adversely":[77],"impact":[78],"functional":[83],"correctness":[84,109],"due":[85],"its":[87],"complex":[88],"distributed":[89],"nature.":[90],"Therefore,":[91],"tools":[92],"methodologies":[94],"that":[95],"are":[96,115],"aware":[97],"physical":[99],"constraints":[100],"(area,":[101],"wire":[102],"congestion),":[103],"quality":[105],"(power,":[106],"performance)":[107],"(freedom":[110],"deadlocks":[112],"livelocks)":[114],"needed":[116],"for":[117],"efficient":[118],"space":[120],"exploration":[121],"generation":[124],"design.":[126],"This":[127],"tutorial":[128],"will":[129,154],"overview":[130],"optimization":[133],"fabrics":[136],"by":[137],"using":[138,157],"examples":[139],"from":[140],"both":[141],"high":[143],"CMP":[145],"SoC":[147],"domains.":[148],"methodology":[150],"outstanding":[152],"challenges":[153],"be":[155],"illustrated":[156],"xPLORE":[159],"framework.":[160]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}