{"id":"https://openalex.org/W2131138471","doi":"https://doi.org/10.1145/2345770.2345776","title":"Integrating Memory Optimization with Mapping Algorithms for Multi-Processors System-on-Chip","display_name":"Integrating Memory Optimization with Mapping Algorithms for Multi-Processors System-on-Chip","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2131138471","doi":"https://doi.org/10.1145/2345770.2345776","mag":"2131138471"},"language":"en","primary_location":{"id":"doi:10.1145/2345770.2345776","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2345770.2345776","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075649430","display_name":"B. Girodias","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bruno Girodias","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078914090","display_name":"Luiza Gheorghe Iugan","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Luiza Gheorghe Iugan","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026685316","display_name":"Youcef Bouchebaba","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Youcef Bouchebaba","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022527556","display_name":"Gabriela Nicolescu","orcid":"https://orcid.org/0000-0002-5205-9931"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gabriela Nicolescu","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042232222","display_name":"El Mostapha Abouhamid","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"El Mostapha Abouhamid","raw_affiliation_strings":["Universit\u00e9 de Montr\u00e9al","UNIVERSITE DE MONTREAL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Montr\u00e9al","institution_ids":["https://openalex.org/I70931966"]},{"raw_affiliation_string":"UNIVERSITE DE MONTREAL","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024214334","display_name":"M. Langevin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Michel Langevin","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073518200","display_name":"Pierre Paulin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pierre Paulin","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16647075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"3","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9111780524253845},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5437828302383423},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.47778210043907166},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4689609110355377},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.42959973216056824},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4100976884365082},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37447988986968994},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.335732102394104},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.33138763904571533},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.3186439871788025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25970959663391113},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11222106218338013},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1097433865070343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9111780524253845},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5437828302383423},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.47778210043907166},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4689609110355377},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.42959973216056824},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4100976884365082},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37447988986968994},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.335732102394104},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.33138763904571533},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.3186439871788025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25970959663391113},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11222106218338013},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1097433865070343},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2345770.2345776","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2345770.2345776","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:15343","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/15343/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1522139285","https://openalex.org/W1539965958","https://openalex.org/W1580327099","https://openalex.org/W1737297434","https://openalex.org/W1966708457","https://openalex.org/W1968535060","https://openalex.org/W1973122629","https://openalex.org/W1998431535","https://openalex.org/W2002918753","https://openalex.org/W2003080753","https://openalex.org/W2003368909","https://openalex.org/W2049890071","https://openalex.org/W2058338151","https://openalex.org/W2119609467","https://openalex.org/W2122059383","https://openalex.org/W2126799727","https://openalex.org/W2127318527","https://openalex.org/W2130156165","https://openalex.org/W2130256993","https://openalex.org/W2131670445","https://openalex.org/W2142386205","https://openalex.org/W2143627170","https://openalex.org/W2151406013","https://openalex.org/W2151937931","https://openalex.org/W2164095419","https://openalex.org/W2165100134","https://openalex.org/W2170653240","https://openalex.org/W2540500304","https://openalex.org/W4234743865","https://openalex.org/W4253760721"],"related_works":["https://openalex.org/W3180803030","https://openalex.org/W1997145140","https://openalex.org/W2070949616","https://openalex.org/W2350294831","https://openalex.org/W1837030695","https://openalex.org/W2081703502","https://openalex.org/W2145484885","https://openalex.org/W2011772808","https://openalex.org/W2790653551","https://openalex.org/W816736082"],"abstract_inverted_index":{"Due":[0],"to":[1,5,65],"their":[2,79,132],"great":[3],"ability":[4],"parallelize":[6],"at":[7],"a":[8,29,135,153],"very":[9],"high":[10],"integration":[11],"level,":[12],"Multi-Processors":[13],"Systems-on-Chip":[14],"(MPSoCs)":[15],"are":[16,103,159],"good":[17],"candidates":[18],"for":[19,32,75,87,122,161],"systems":[20,77],"and":[21,40,54,71,78,105,130,149,166],"applications":[22,37,50,95],"such":[23],"as":[24],"multimedia.":[25],"Memory":[26],"is":[27],"becoming":[28],"key":[30],"player":[31],"significant":[33,157],"improvements":[34,158],"in":[35,134,152],"these":[36,49,146],"(power,":[38],"performance":[39],"area).":[41],"The":[42,111,138],"large":[43],"amount":[44],"of":[45,68,93],"data":[46],"manipulated":[47],"by":[48],"requires":[51],"high-capacity":[52],"computing":[53],"memory.":[55],"Lately,":[56],"new":[57,69],"programming":[58,80],"models":[59],"have":[60],"been":[61],"introduced.":[62],"This":[63,82],"leads":[64],"the":[66,119,127],"need":[67],"optimization":[70,90,124],"mapping":[72,92,109,128],"techniques":[73],"suitable":[74],"embedded":[76],"models.":[81],"article":[83],"presents":[84],"novel":[85],"approaches":[86,102],"combining":[88],"memory":[89,123,162],"with":[91,107],"data-driven":[94],"while":[96],"considering":[97],"anti-dependence":[98],"conflicts.":[99],"Two":[100],"different":[101],"studied":[104],"integrated":[106],"existing":[108],"algorithms.":[110],"first":[112],"approach":[113,140],"(based":[114,141],"on":[115,142],"heuristic":[116],"algorithms)":[117,144],"keeps":[118],"graph":[120],"transformation":[121],"stage":[125,129],"from":[126],"enables":[131],"combination":[133],"design":[136],"flow.":[137],"second":[139],"evolutionary":[143],"combines":[145],"two":[147],"stages":[148],"integrates":[150],"them":[151],"unique":[154],"stage.":[155],"Some":[156],"obtained":[160],"gain,":[163],"communication":[164],"load":[165],"physical":[167],"links.":[168]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}