{"id":"https://openalex.org/W2056858041","doi":"https://doi.org/10.1145/2333660.2333705","title":"Improving energy efficiency of write-asymmetric memories by log style write","display_name":"Improving energy efficiency of write-asymmetric memories by log style write","publication_year":2012,"publication_date":"2012-07-30","ids":{"openalex":"https://openalex.org/W2056858041","doi":"https://doi.org/10.1145/2333660.2333705","mag":"2056858041"},"language":"en","primary_location":{"id":"doi:10.1145/2333660.2333705","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101850376","display_name":"Guangyu Sun","orcid":"https://orcid.org/0000-0001-6436-0820"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guangyu Sun","raw_affiliation_strings":["Peking University, Beijing, China","Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101538623","display_name":"Yaojun Zhang","orcid":"https://orcid.org/0000-0002-0125-2221"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaojun Zhang","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445061","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0001-6108-5157"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101850376"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":2.6105,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.89694585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8149259090423584},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.723617434501648},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6235595941543579},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5303478837013245},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4987142086029053},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.47346654534339905},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43398380279541016},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.42746302485466003},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42484140396118164},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39360374212265015},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.37167099118232727},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31977635622024536},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22899901866912842},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09621888399124146}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8149259090423584},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.723617434501648},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6235595941543579},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5303478837013245},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4987142086029053},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.47346654534339905},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43398380279541016},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.42746302485466003},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42484140396118164},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39360374212265015},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.37167099118232727},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31977635622024536},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22899901866912842},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09621888399124146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2333660.2333705","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1976146176","https://openalex.org/W1983826793","https://openalex.org/W2048588974","https://openalex.org/W2075769654","https://openalex.org/W2080070148","https://openalex.org/W2084007230","https://openalex.org/W2102449048","https://openalex.org/W2108048675","https://openalex.org/W2116826022","https://openalex.org/W2135393827","https://openalex.org/W2150047813","https://openalex.org/W2155551886","https://openalex.org/W2169170787"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W1572401189","https://openalex.org/W2011998170","https://openalex.org/W2065778483","https://openalex.org/W4238754064","https://openalex.org/W4234756210","https://openalex.org/W1030357071","https://openalex.org/W2056436264","https://openalex.org/W2136485767","https://openalex.org/W1967915914"],"abstract_inverted_index":{"The":[0,101,111],"significant":[1],"scaling":[2],"challenges":[3],"of":[4,60],"conventional":[5],"memories,":[6],"i.e.,":[7],"SRAM":[8],"and":[9,44,67],"DRAM,":[10],"motivated":[11],"the":[12,33,57,71,115,129],"research":[13],"on":[14,107,114,139],"emerging":[15,73],"memory":[16,20,74,119],"technologies.":[17],"Many":[18],"promising":[19],"technology":[21,75],"candidates,":[22],"however,":[23],"suffer":[24],"from":[25],"a":[26,51,61,82],"common":[27],"issue":[28,92],"in":[29,70,98],"their":[30],"write":[31,38,62,86],"operations:":[32],"switching":[34,96,109],"processes":[35,97],"at":[36],"different":[37],"operations":[39],"(i.e.,":[40],"0":[41],"\u2192":[42,46],"1":[43,45],"0)":[47],"are":[48,105],"asymmetric.":[49],"Using":[50],"pessimistic":[52],"design":[53,103],"corner":[54],"to":[55,88],"cover":[56],"worst":[58],"case":[59],"operation":[63],"incurs":[64],"large":[65],"power":[66,137],"performance":[68,131],"cost":[69],"existing":[72],"designs.":[76],"In":[77],"this":[78,90],"work,":[79],"we":[80],"propose":[81],"universal":[83],"log":[84],"style":[85],"methodology":[87],"mitigate":[89],"asymmetry":[91],"by":[93,132],"operating":[94],"two":[95],"separate":[99],"stages.":[100],"dedicated":[102],"optimizations":[104],"allowed":[106],"either":[108],"process.":[110],"simulation":[112],"results":[113],"spin-transfer-torque":[116],"random":[117],"access":[118],"based":[120],"last-level":[121],"cache":[122],"show":[123],"that":[124],"our":[125],"technique":[126],"can":[127],"improve":[128],"system":[130],"4%":[133],"while":[134],"receiving":[135],"35%":[136],"reduction":[138],"average1.":[140]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}