{"id":"https://openalex.org/W2093986775","doi":"https://doi.org/10.1145/2333660.2333701","title":"A low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability","display_name":"A low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability","publication_year":2012,"publication_date":"2012-07-30","ids":{"openalex":"https://openalex.org/W2093986775","doi":"https://doi.org/10.1145/2333660.2333701","mag":"2093986775"},"language":"en","primary_location":{"id":"doi:10.1145/2333660.2333701","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020449517","display_name":"Eric Donkoh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric Donkoh","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Chiang","raw_affiliation_strings":["Oregon State University, Corvallis, OR, USA","Oregon State University , Corvallis, OR , USA"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Oregon State University , Corvallis, OR , USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020449517"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61515334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8951312303543091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7302331328392029},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6649160385131836},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5474432706832886},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5103854537010193},{"id":"https://openalex.org/keywords/segmentation","display_name":"Segmentation","score":0.49161940813064575},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42872944474220276},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4093550145626068},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1618083119392395},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1586741805076599},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14711236953735352},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10755884647369385},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.07005956768989563}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8951312303543091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7302331328392029},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6649160385131836},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5474432706832886},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5103854537010193},{"id":"https://openalex.org/C89600930","wikidata":"https://www.wikidata.org/wiki/Q1423946","display_name":"Segmentation","level":2,"score":0.49161940813064575},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42872944474220276},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4093550145626068},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1618083119392395},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1586741805076599},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14711236953735352},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10755884647369385},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.07005956768989563},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2333660.2333701","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1485241861","https://openalex.org/W1498071943","https://openalex.org/W1608393288","https://openalex.org/W1825058727","https://openalex.org/W2044443802","https://openalex.org/W2053362661","https://openalex.org/W2080418535","https://openalex.org/W2083124406","https://openalex.org/W2098194061","https://openalex.org/W2169137980"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W2356166161","https://openalex.org/W3144620029","https://openalex.org/W2130533867","https://openalex.org/W2540018280","https://openalex.org/W2139082473","https://openalex.org/W2045163867","https://openalex.org/W2059502833","https://openalex.org/W2155131180","https://openalex.org/W1859275911"],"abstract_inverted_index":{"A":[0],"register":[1,50],"file":[2],"is":[3,86],"presented":[4],"that":[5],"uses":[6],"an":[7,39],"unclocked":[8],"wordline":[9,84],"with":[10,79],"dynamic":[11],"bitline":[12,36,54,59],"sub-segmentation":[13],"and":[14,20,68],"stack-forcing":[15],"to":[16,28,88],"reduce":[17,89],"both":[18],"active":[19],"standby":[21,64],"leakage.":[22],"The":[23],"proposed":[24,53],"technique":[25,56],"improves":[26,57],"scalability":[27],"a":[29,80],"larger":[30],"number":[31,71,91],"of":[32,72,92],"entries":[33,49],"per":[34],"local":[35,58],"segment.":[37],"For":[38],"example":[40],"32nm-CMOS":[41],"4-write,":[42],"6-read":[43],"port":[44],"32":[45],"bits":[46],"x":[47],"168":[48],"file,":[51],"the":[52,70,90],"segmentation":[55],"delay":[60],"by":[61,66,75,94],"33%,":[62],"lowers":[63],"leakage":[65],"70%,":[67],"reduces":[69],"clocked":[73],"wordlines":[74,93],"83%":[76],"when":[77],"compared":[78],"conventional":[81],"design.":[82],"Furthermore,":[83],"sharing":[85],"shown":[87],"as":[95,97],"much":[96],"58%.":[98]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}