{"id":"https://openalex.org/W1986844197","doi":"https://doi.org/10.1145/2333660.2333694","title":"Static low power verification at transistor level for SoC design","display_name":"Static low power verification at transistor level for SoC design","publication_year":2012,"publication_date":"2012-07-30","ids":{"openalex":"https://openalex.org/W1986844197","doi":"https://doi.org/10.1145/2333660.2333694","mag":"1986844197"},"language":"en","primary_location":{"id":"doi:10.1145/2333660.2333694","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078990246","display_name":"J. Lescot","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J\u00e9r\u00f4me Lescot","raw_affiliation_strings":["STERICSSON, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STERICSSON, Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014087223","display_name":"Vincent Bligny","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vincent Bligny","raw_affiliation_strings":["STERICSSON, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STERICSSON, Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075106066","display_name":"Dina Medhat","orcid":"https://orcid.org/0000-0002-7104-8939"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dina Medhat","raw_affiliation_strings":["MENTOR GRAPHICS, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"MENTOR GRAPHICS, Cairo, Egypt","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069010234","display_name":"Didier Chollat-Namy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Didier Chollat-Namy","raw_affiliation_strings":["STERICSSON, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STERICSSON, Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011895602","display_name":"Ziyang Lu","orcid":"https://orcid.org/0000-0003-2050-5180"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ziyang Lu","raw_affiliation_strings":["MENTOR GRAPHICS, Wilsonville, OR, USA","Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"MENTOR GRAPHICS, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053619617","display_name":"Sophie Billy","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Sophie Billy","raw_affiliation_strings":["MENTOR GRAPHICS, Paris, France","MENTOR GRAPHICS, Paris, France#TAB#"],"affiliations":[{"raw_affiliation_string":"MENTOR GRAPHICS, Paris, France","institution_ids":[]},{"raw_affiliation_string":"MENTOR GRAPHICS, Paris, France#TAB#","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001561979","display_name":"Mark Hofmann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Hofmann","raw_affiliation_strings":["MENTOR GRAPHICS, Wilsonville, OR, USA","Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"MENTOR GRAPHICS, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5078990246"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4503,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.80682031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5748677253723145},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5183264017105103},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5025410652160645},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49202701449394226},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.444494366645813},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4348503053188324},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4167092442512512},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3837454915046692},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3494635820388794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27479928731918335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16871529817581177},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.15011286735534668},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10455870628356934},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08457678556442261}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5748677253723145},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5183264017105103},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5025410652160645},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49202701449394226},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.444494366645813},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4348503053188324},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4167092442512512},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3837454915046692},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3494635820388794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27479928731918335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16871529817581177},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.15011286735534668},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10455870628356934},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08457678556442261},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2333660.2333694","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1504293077","https://openalex.org/W1546432862","https://openalex.org/W1582019256","https://openalex.org/W2033260753","https://openalex.org/W2067268336","https://openalex.org/W2113225350","https://openalex.org/W2116299747","https://openalex.org/W2119836271","https://openalex.org/W2134152592"],"related_works":["https://openalex.org/W2132074508","https://openalex.org/W2126751824","https://openalex.org/W2119788505","https://openalex.org/W3005810125","https://openalex.org/W2038859986","https://openalex.org/W2104315811","https://openalex.org/W2142217172","https://openalex.org/W2151773366","https://openalex.org/W2289725165","https://openalex.org/W2008603666"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,72,97],"transistor-level":[4],"verification":[5],"flow":[6],"to":[7,42,90],"detect":[8],"electrical":[9],"overstress,":[10],"static":[11,30],"leakage":[12],"and":[13,29,110],"ESD-CDM":[14],"issues":[15,103],"in":[16,54,119],"large":[17],"low":[18],"power":[19],"SoC":[20],"circuits.":[21],"With":[22],"innovative":[23],"features":[24],"like":[25,104],"Spice":[26],"patterns":[27],"recognition":[28],"voltage":[31],"propagation":[32],"by":[33],"Calibre\u00ae":[34],"PERC\u2122,":[35],"this":[36,88],"approach":[37],"brings":[38],"significant":[39],"added":[40],"value":[41],"standard":[43],"digital":[44],"checkers":[45],"that":[46],"cannot":[47],"capture":[48],"some":[49,101],"parts":[50],"of":[51,87,99,106],"the":[52,85],"design":[53,94],"essence,":[55],"such":[56],"as":[57],"analog":[58],"IPs":[59,62],"or":[60],"third-party":[61],"designed":[63],"outside":[64],"power-intent":[65],"driven":[66],"flows.":[67],"The":[68],"results":[69],"obtained":[70],"on":[71],"32nm":[73],"CMOS":[74],"circuit":[75],"using":[76],"multiple":[77],"separate":[78],"supplies":[79],"with":[80,92],"body":[81],"biasing":[82],"strategy,":[83],"demonstrate":[84],"ability":[86],"solution":[89],"cope":[91],"complex":[93],"architectures.":[95],"As":[96],"matter":[98],"fact,":[100],"severe":[102],"hundreds":[105],"missing":[107],"level":[108],"shifters":[109],"weak":[111],"input":[112],"stages":[113],"inside":[114],"isolation":[115],"cells":[116],"were":[117],"detected":[118],"few":[120],"hours.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}