{"id":"https://openalex.org/W2154881884","doi":"https://doi.org/10.1145/2333660.2333684","title":"An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs","display_name":"An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs","publication_year":2012,"publication_date":"2012-07-30","ids":{"openalex":"https://openalex.org/W2154881884","doi":"https://doi.org/10.1145/2333660.2333684","mag":"2154881884"},"language":"en","primary_location":{"id":"doi:10.1145/2333660.2333684","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100644921","display_name":"Daeyeon Kim","orcid":"https://orcid.org/0000-0002-5879-8313"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daeyeon Kim","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI & Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI & Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016704219","display_name":"Vikas Chandra","orcid":"https://orcid.org/0009-0005-4996-8455"},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikas Chandra","raw_affiliation_strings":["ARM Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"ARM Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110751786","display_name":"Robert Aitken","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Aitken","raw_affiliation_strings":["ARM Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"ARM Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026311377","display_name":"David Blaauw","orcid":"https://orcid.org/0000-0001-6744-7075"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Blaauw","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000767141","display_name":"Dennis Sylvester","orcid":"https://orcid.org/0000-0003-2598-0458"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Sylvester","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100644921"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70682529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6897135376930237},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6209428906440735},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.6008989214897156},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.5397248268127441},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5241755843162537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.480716735124588},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46069711446762085},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.43554559350013733},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43374231457710266},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.42373350262641907},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.41470786929130554},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4113122224807739},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3190731406211853},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1680678129196167},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.119408518075943},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10697722434997559}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6897135376930237},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6209428906440735},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.6008989214897156},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.5397248268127441},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5241755843162537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.480716735124588},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46069711446762085},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.43554559350013733},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43374231457710266},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.42373350262641907},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.41470786929130554},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4113122224807739},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3190731406211853},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1680678129196167},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.119408518075943},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10697722434997559},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2333660.2333684","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2333660.2333684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309652","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1995932919","https://openalex.org/W2047956117","https://openalex.org/W2058679903","https://openalex.org/W2112013772","https://openalex.org/W2148104441","https://openalex.org/W2149521191","https://openalex.org/W2167210005","https://openalex.org/W4235474597","https://openalex.org/W4244673157","https://openalex.org/W4300491834","https://openalex.org/W6676721779"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W3125011624","https://openalex.org/W1508631387","https://openalex.org/W2370917603","https://openalex.org/W2952760143","https://openalex.org/W2017776670","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2040398333","https://openalex.org/W2347897961"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2],"adaptive":[3],"WWL":[4,61],"pulse":[5,62],"width":[6,63],"and":[7,28,50,57,64,99],"voltage":[8,13,37,65],"modulation":[9],"architecture":[10],"for":[11],"low":[12,36],"bit-interleaved":[14,33],"8T":[15,18],"SRAMs.":[16],"The":[17],"bitcell":[19],"offers":[20],"improved":[21],"read/write":[22],"margins":[23,49,56],"but":[24],"suffers":[25],"from":[26,87],"write":[27,43],"half":[29],"select":[30],"concerns":[31],"when":[32],"[1].":[34],"Also,":[35],"operation":[38],"leads":[39],"to":[40,89],"a":[41,79],"long-tailed":[42],"time":[44],"distribution,":[45],"requiring":[46],"large":[47],"timing":[48,55],"limiting":[51],"Vmin.":[52],"To":[53],"minimize":[54],"reduce":[58],"Vmin,":[59],"both":[60],"level":[66],"are":[67],"adaptively":[68],"modulated":[69],"by":[70],"monitoring":[71],"written":[72],"values":[73],"through":[74],"the":[75],"read":[76],"path.":[77],"In":[78],"65nm":[80],"CMOS":[81],"prototype":[82],"chip,":[83],"Vmin":[84],"is":[85],"lowered":[86],"700mV":[88],"500mV":[90],"using":[91],"this":[92],"technique,":[93],"providing":[94],"2.55\u00d7":[95],"leakage":[96],"power":[97,102],"reduction":[98],"2.4\u00d7":[100],"active":[101],"reduction.":[103]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}