{"id":"https://openalex.org/W1997315696","doi":"https://doi.org/10.1145/2331147.2331166","title":"A Model Checking Based Approach to Bounding Worst-Case Execution Time for Multicore Processors","display_name":"A Model Checking Based Approach to Bounding Worst-Case Execution Time for Multicore Processors","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1997315696","doi":"https://doi.org/10.1145/2331147.2331166","mag":"1997315696"},"language":"en","primary_location":{"id":"doi:10.1145/2331147.2331166","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2331147.2331166","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075464709","display_name":"Lan Wu","orcid":"https://orcid.org/0000-0002-1966-2501"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lan Wu","raw_affiliation_strings":["Virginia Commonwealth University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Commonwealth University","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100441535","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0001-9405-447X"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Virginia Commonwealth University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Commonwealth University","institution_ids":["https://openalex.org/I184840846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I184840846"],"apc_list":null,"apc_paid":null,"fwci":1.1587,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77264736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"11","issue":"S2","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9202677011489868},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.735985517501831},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.713702917098999},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6569072008132935},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.6463254690170288},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.5389275550842285},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.53775954246521},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5203709006309509},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5029954314231873},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4066486656665802},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.3531370759010315},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32472163438796997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17083477973937988},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1693284809589386},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15522921085357666}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9202677011489868},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.735985517501831},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.713702917098999},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6569072008132935},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.6463254690170288},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.5389275550842285},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.53775954246521},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5203709006309509},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5029954314231873},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4066486656665802},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.3531370759010315},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32472163438796997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17083477973937988},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1693284809589386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15522921085357666},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2331147.2331166","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2331147.2331166","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G8267899528","display_name":null,"funder_award_id":"CCF 0914543","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W59365162","https://openalex.org/W80604035","https://openalex.org/W1502289695","https://openalex.org/W1518454656","https://openalex.org/W1604429416","https://openalex.org/W1855828164","https://openalex.org/W2022245712","https://openalex.org/W2023808162","https://openalex.org/W2032094184","https://openalex.org/W2076285066","https://openalex.org/W2080593426","https://openalex.org/W2101092646","https://openalex.org/W2115309705","https://openalex.org/W2119959854","https://openalex.org/W2133420723","https://openalex.org/W2137302811","https://openalex.org/W2138952175","https://openalex.org/W2140183411","https://openalex.org/W2141826787","https://openalex.org/W2146218445","https://openalex.org/W2148016091","https://openalex.org/W2162222856","https://openalex.org/W2163212148","https://openalex.org/W2165683591","https://openalex.org/W2545380179","https://openalex.org/W2561675875","https://openalex.org/W3023191323","https://openalex.org/W3147851186","https://openalex.org/W4247620684"],"related_works":["https://openalex.org/W1579918296","https://openalex.org/W2092899674","https://openalex.org/W2079112005","https://openalex.org/W2083900817","https://openalex.org/W2044638745","https://openalex.org/W2130430041","https://openalex.org/W2047610444","https://openalex.org/W1997315696","https://openalex.org/W2133420723","https://openalex.org/W2137302811"],"abstract_inverted_index":{"As":[0],"multicore":[1,27,72,171],"processors":[2,73],"are":[3,56],"increasingly":[4],"adopted":[5],"in":[6,38],"industry,":[7],"it":[8],"has":[9],"become":[10],"a":[11,81,98,107],"great":[12],"challenge":[13],"to":[14,59,68,135,166],"accurately":[15],"bound":[16],"the":[17,35,53,93,103,113,123,136,150,160,167,175,179],"worst-case":[18],"execution":[19],"time":[20],"(WCET)":[21],"for":[22,71,121,159,192],"real-time":[23,90,190],"systems":[24],"running":[25],"on":[26,42,141],"chips.":[28],"This":[29,63],"is":[30],"particularly":[31],"true":[32],"because":[33],"of":[34,152,170],"inter-thread":[36,94],"interferences":[37,96],"accessing":[39],"shared":[40,46,75],"resources":[41],"multicores,":[43],"such":[44],"as":[45],"L2":[47,76],"caches,":[48],"which":[49],"can":[50,185],"significantly":[51],"affect":[52],"performance":[54],"but":[55],"very":[57],"difficult":[58],"be":[60],"estimated":[61],"statically.":[62],"article":[64],"proposes":[65],"an":[66],"approach":[67,148,183],"analyzing":[69],"WCET":[70,104,153],"with":[74,97,188],"instruction":[77],"caches":[78],"by":[79,105,126,155],"using":[80,106],"model":[82,87,180],"checking":[83,181],"based":[84,140,182],"method.":[85],"We":[86],"each":[88],"concurrent":[89],"thread,":[91],"including":[92],"cache":[95],"PROMELA":[99],"process,":[100],"and":[101,174],"derive":[102],"binary":[108],"search":[109],"algorithm.":[110],"To":[111],"reduce":[112],"state":[114,176],"explosion":[115,177],"problem,":[116,178],"we":[117,162],"propose":[118],"several":[119],"techniques":[120],"reducing":[122],"memory":[124],"consumption":[125],"exploiting":[127],"domain-specific":[128],"information.":[129],"Our":[130],"experiments":[131],"indicate":[132],"that":[133],"compared":[134],"static":[137],"analysis":[138,173],"technique":[139],"extended":[142],"ILP":[143],"(integer":[144],"linear":[145],"programming),":[146],"our":[147],"improves":[149],"tightness":[151],"estimation":[154],"more":[156],"than":[157],"31.1%":[158],"benchmarks":[161],"studied.":[163],"However,":[164],"due":[165],"inherent":[168],"complexity":[169],"timing":[172],"currently":[184],"only":[186],"work":[187],"small":[189],"kernels":[191],"dual-core":[193],"processors.":[194]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}