{"id":"https://openalex.org/W2007959382","doi":"https://doi.org/10.1145/2331147.2331152","title":"Hierarchical Benchmark Circuit Generation for FPGA Architecture Evaluation","display_name":"Hierarchical Benchmark Circuit Generation for FPGA Architecture Evaluation","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2007959382","doi":"https://doi.org/10.1145/2331147.2331152","mag":"2007959382"},"language":"en","primary_location":{"id":"doi:10.1145/2331147.2331152","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2331147.2331152","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028529481","display_name":"Cindy Mark","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Cindy Mark","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042976080","display_name":"Scott Y. L. Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Scott Y. L. Chin","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062627025","display_name":"Lesley Shannon","orcid":"https://orcid.org/0000-0002-7050-6184"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lesley Shannon","raw_affiliation_strings":["Simon Fraser University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Simon Fraser University","institution_ids":["https://openalex.org/I18014758"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.080812,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"11","issue":"S2","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8209123611450195},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8078545331954956},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7229819893836975},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6245719790458679},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6024065017700195},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5897982716560364},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5052033066749573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3536590337753296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3528452515602112},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33103740215301514},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3275863826274872},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1258360743522644},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09569290280342102},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06867799162864685}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8209123611450195},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8078545331954956},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7229819893836975},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6245719790458679},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6024065017700195},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5897982716560364},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5052033066749573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3536590337753296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3528452515602112},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33103740215301514},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3275863826274872},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1258360743522644},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09569290280342102},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06867799162864685},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2331147.2331152","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2331147.2331152","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W191936376","https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1974233803","https://openalex.org/W1989477191","https://openalex.org/W2003258276","https://openalex.org/W2040754313","https://openalex.org/W2059674565","https://openalex.org/W2078773137","https://openalex.org/W2109220922","https://openalex.org/W2111945398","https://openalex.org/W2113645429","https://openalex.org/W2127099598","https://openalex.org/W2134401041","https://openalex.org/W2134446011","https://openalex.org/W2137381762","https://openalex.org/W2139637699","https://openalex.org/W2144321909","https://openalex.org/W2151193658","https://openalex.org/W2151836334","https://openalex.org/W2161125053","https://openalex.org/W2164373994","https://openalex.org/W2342306796","https://openalex.org/W2527193322","https://openalex.org/W2592221892","https://openalex.org/W2913245236","https://openalex.org/W4243467301"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W2171015181","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W2521947294","https://openalex.org/W2999668243"],"abstract_inverted_index":{"We":[0,71],"describe":[1],"a":[2,25,37,51,64],"stochastic":[3],"circuit":[4,58],"generator":[5,59],"that":[6,73],"can":[7,47],"be":[8,48],"used":[9],"to":[10,78],"automatically":[11],"create":[12],"benchmark":[13,75],"circuits":[14,22,34,76,84],"for":[15],"use":[16],"in":[17,50],"FPGA":[18],"architecture":[19],"studies.":[20],"The":[21],"consist":[23],"of":[24,27,33,44,67],"hierarchy":[26],"interconnected":[28],"modules,":[29],"reflecting":[30],"the":[31],"structure":[32],"designed":[35],"using":[36,86],"system-on-chip":[38,69],"design":[39],"flow.":[40],"Within":[41],"each":[42],"level":[43],"hierarchy,":[45],"modules":[46],"connected":[49],"bus,":[52],"star,":[53],"or":[54],"dataflow":[55],"configuration.":[56],"Our":[57],"is":[60],"calibrated":[61],"based":[62],"on":[63],"careful":[65],"study":[66],"existing":[68],"circuits.":[70],"show":[72],"our":[74],"lead":[77],"more":[79],"realistic":[80],"architectural":[81],"conclusions":[82],"than":[83],"generated":[85],"previous":[87],"generators.":[88]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}