{"id":"https://openalex.org/W1974211070","doi":"https://doi.org/10.1145/2304576.2304614","title":"Unified memory optimizing architecture","display_name":"Unified memory optimizing architecture","publication_year":2012,"publication_date":"2012-06-25","ids":{"openalex":"https://openalex.org/W1974211070","doi":"https://doi.org/10.1145/2304576.2304614","mag":"1974211070"},"language":"en","primary_location":{"id":"doi:10.1145/2304576.2304614","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2304576.2304614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th ACM international conference on Supercomputing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103071867","display_name":"Yasuo Ishii","orcid":"https://orcid.org/0000-0002-5952-0276"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yasuo Ishii","raw_affiliation_strings":["The University of Tokyo & NEC Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo & NEC Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I118347220","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110389490","display_name":"Mary Inaba","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mary Inaba","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112110720","display_name":"Kei Hiraki","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kei Hiraki","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103071867"],"corresponding_institution_ids":["https://openalex.org/I118347220","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":1.1602,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.76737868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"267","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8517645597457886},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.7599305510520935},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.7430101633071899},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.7004393339157104},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6488236784934998},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5869319438934326},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.508820116519928},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5083732008934021},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.47662532329559326},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4761233925819397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45791852474212646},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4468918740749359},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43798524141311646},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.414401650428772},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.387332946062088},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.34139013290405273},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2780214548110962},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22763174772262573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8517645597457886},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.7599305510520935},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.7430101633071899},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.7004393339157104},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6488236784934998},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5869319438934326},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.508820116519928},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5083732008934021},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.47662532329559326},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4761233925819397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45791852474212646},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4468918740749359},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43798524141311646},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.414401650428772},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.387332946062088},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.34139013290405273},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2780214548110962},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22763174772262573},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2304576.2304614","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2304576.2304614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th ACM international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1964316448","https://openalex.org/W2026517532","https://openalex.org/W2029577083","https://openalex.org/W2030812654","https://openalex.org/W2047447065","https://openalex.org/W2056160756","https://openalex.org/W2082437541","https://openalex.org/W2103330947","https://openalex.org/W2108666047","https://openalex.org/W2115172404","https://openalex.org/W2122108187","https://openalex.org/W2124350608","https://openalex.org/W2138146350","https://openalex.org/W2143773524","https://openalex.org/W2144154231","https://openalex.org/W2158630919","https://openalex.org/W2159908132","https://openalex.org/W2160996172","https://openalex.org/W2162639668","https://openalex.org/W2162838417","https://openalex.org/W2165284728","https://openalex.org/W2168923722","https://openalex.org/W2187405838","https://openalex.org/W2406617507","https://openalex.org/W2537450429","https://openalex.org/W3147011727","https://openalex.org/W4232168013","https://openalex.org/W4236382111","https://openalex.org/W4253438286","https://openalex.org/W7017702021"],"related_works":["https://openalex.org/W1598433531","https://openalex.org/W126098351","https://openalex.org/W2047684617","https://openalex.org/W2096506606","https://openalex.org/W2145484885","https://openalex.org/W2168550483","https://openalex.org/W1998129367","https://openalex.org/W1975698617","https://openalex.org/W2790267391","https://openalex.org/W2008164459"],"abstract_inverted_index":{"Data":[0],"prefetching,":[1],"advanced":[2],"cache":[3],"replacement":[4],"policy,":[5],"and":[6,23,49],"memory":[7,26,34],"access":[8],"scheduling":[9],"are":[10],"incorporated":[11],"in":[12],"modern":[13],"processors.":[14],"Typically,":[15],"each":[16],"technique":[17],"holds":[18],"recently":[19],"accessed":[20],"locations":[21],"independently":[22],"controls":[24],"the":[25,30,42,46,53],"subsystem":[27],"based":[28],"on":[29],"prediction":[31],"of":[32,52],"future":[33],"access.":[35],"Unfortunately,":[36],"these":[37],"specific":[38],"optimizations":[39],"often":[40],"increase":[41],"implementation":[43],"cost,":[44],"decrease":[45],"system":[47],"performance,":[48],"reduce":[50],"scalability":[51],"processor":[54],"chip.":[55]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}