{"id":"https://openalex.org/W2082927749","doi":"https://doi.org/10.1145/2304576.2304613","title":"Multiple sub-row buffers in DRAM","display_name":"Multiple sub-row buffers in DRAM","publication_year":2012,"publication_date":"2012-06-25","ids":{"openalex":"https://openalex.org/W2082927749","doi":"https://doi.org/10.1145/2304576.2304613","mag":"2082927749"},"language":"en","primary_location":{"id":"doi:10.1145/2304576.2304613","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2304576.2304613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th ACM international conference on Supercomputing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022859529","display_name":"Nagendra Gulur","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Nagendra Dwarakanath Gulur","raw_affiliation_strings":["Texas Instruments (India) Pvt Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Pvt Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071597727","display_name":"R. Manikantan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Manikantan","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109238173","display_name":"Mahesh Mehendale","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahesh Mehendale","raw_affiliation_strings":["Texas Instruments (India) Pvt Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Pvt Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113510967","display_name":"R. Govindarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Govindarajan","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5022859529"],"corresponding_institution_ids":["https://openalex.org/I4210109535"],"apc_list":null,"apc_paid":null,"fwci":2.0304,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.86659172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9430288672447205},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.766599178314209},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6794047355651855},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6768422722816467},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6272100806236267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6032899618148804},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5679001212120056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5467537641525269},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5272749066352844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33594951033592224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3203861117362976},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12869128584861755},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11680623888969421},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10988679528236389},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09313103556632996},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08978232741355896}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9430288672447205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.766599178314209},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6794047355651855},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6768422722816467},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6272100806236267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6032899618148804},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5679001212120056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5467537641525269},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5272749066352844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33594951033592224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3203861117362976},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12869128584861755},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11680623888969421},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10988679528236389},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09313103556632996},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08978232741355896}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2304576.2304613","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2304576.2304613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th ACM international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W2044206819","https://openalex.org/W2060204338","https://openalex.org/W2065132365","https://openalex.org/W2098040113","https://openalex.org/W2100346277","https://openalex.org/W2100787464","https://openalex.org/W2101940411","https://openalex.org/W2102449048","https://openalex.org/W2103397328","https://openalex.org/W2106342588","https://openalex.org/W2115172404","https://openalex.org/W2128315927","https://openalex.org/W2129513794","https://openalex.org/W2129548165","https://openalex.org/W2138661001","https://openalex.org/W2144154231","https://openalex.org/W2147932103","https://openalex.org/W2156403661","https://openalex.org/W2159908132","https://openalex.org/W2162838417","https://openalex.org/W2165284728","https://openalex.org/W2165697076","https://openalex.org/W2294978604","https://openalex.org/W2998915116","https://openalex.org/W3005403948","https://openalex.org/W3142047130","https://openalex.org/W4211113724","https://openalex.org/W4230802698","https://openalex.org/W4231734693","https://openalex.org/W4232168013","https://openalex.org/W4253895997","https://openalex.org/W6679308475"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W4386903460","https://openalex.org/W2741067476","https://openalex.org/W1992487929"],"abstract_inverted_index":{"The":[0],"twin":[1],"demands":[2],"of":[3,18,32,49],"energy-efficiency":[4],"and":[5,41],"higher":[6],"performance":[7],"on":[8],"DRAM":[9],"are":[10],"highly":[11],"emphasized":[12],"in":[13],"multicore":[14],"architectures.":[15],"A":[16],"variety":[17],"schemes":[19,35],"have":[20],"been":[21],"proposed":[22],"to":[23],"address":[24],"either":[25],"the":[26,29,47],"latency":[27,45],"or":[28,51],"energy":[30,50],"consumption":[31],"DRAMs.":[33],"These":[34],"typically":[36],"require":[37],"non-trivial":[38],"hardware":[39],"changes":[40],"end":[42],"up":[43],"improving":[44],"at":[46],"cost":[48],"vice-versa.":[52]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}