{"id":"https://openalex.org/W2131428184","doi":"https://doi.org/10.1145/2287696.2287703","title":"Effect of process variations in 3D global clock distribution networks","display_name":"Effect of process variations in 3D global clock distribution networks","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2131428184","doi":"https://doi.org/10.1145/2287696.2287703","mag":"2131428184"},"language":"en","primary_location":{"id":"doi:10.1145/2287696.2287703","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2287696.2287703","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/173535","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100385218","display_name":"Xu Hu","orcid":"https://orcid.org/0000-0002-4030-4899"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hu Xu","raw_affiliation_strings":["Integrated Systems Lab - EPFL, Switzerland","Integrated Systems Lab - EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab - EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab - EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Integrated Systems Lab - EPFL, Switzerland","Integrated Systems Lab - EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab - EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab - EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Lab - EPFL, Switzerland","Integrated Systems Lab - EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab - EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab - EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.7366,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75709166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"8","issue":"3","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.9073323011398315},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8018195629119873},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7983739972114563},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6729425191879272},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6322861909866333},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5995396375656128},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4980142116546631},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4810062348842621},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4477809965610504},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4392450749874115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43091100454330444},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4027678370475769},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3570318818092346},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.336630642414093},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26361459493637085},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2454778254032135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18808674812316895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15335530042648315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1173853874206543},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07200214266777039}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.9073323011398315},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8018195629119873},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7983739972114563},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6729425191879272},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6322861909866333},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5995396375656128},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4980142116546631},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4810062348842621},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4477809965610504},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4392450749874115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43091100454330444},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4027678370475769},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3570318818092346},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.336630642414093},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26361459493637085},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2454778254032135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18808674812316895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15335530042648315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1173853874206543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07200214266777039},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/2287696.2287703","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2287696.2287703","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/2a1ccc6e-3175-4ecd-a023-590adbb01987","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/2a1ccc6e-3175-4ecd-a023-590adbb01987","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Xu, H, Pavlidis, V F & Micheli, G D 2012, 'Effect of process variations in 3D global clock distribution networks', ACM Journal on Emerging Technologies in Computing Systems, vol. 8, no. 3, 20. https://doi.org/10.1145/2287696.2287703","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.371.8504","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.371.8504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/173535/files/a20-xu.pdf?version%3D1","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:173535","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173535","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:pure.atira.dk:publications/2a1ccc6e-3175-4ecd-a023-590adbb01987","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/effect-of-process-variations-in-3d-global-clock-distribution-networks(2a1ccc6e-3175-4ecd-a023-590adbb01987).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Xu, H, Pavlidis, V F & Micheli, G D 2012, 'Effect of process variations in 3D global clock distribution networks', ACM Journal on Emerging Technologies in Computing Systems, vol. 8, no. 3, 20. https://doi.org/10.1145/2287696.2287703","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:173535","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173535","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1251429641","display_name":null,"funder_award_id":"260021_126517/1","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G7007766266","display_name":null,"funder_award_id":"246810 NANOSYS","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"}],"funders":[{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W111129777","https://openalex.org/W1501346096","https://openalex.org/W1528914157","https://openalex.org/W1540004773","https://openalex.org/W1572287951","https://openalex.org/W1984588379","https://openalex.org/W2026717319","https://openalex.org/W2033443176","https://openalex.org/W2045967129","https://openalex.org/W2047518460","https://openalex.org/W2070451661","https://openalex.org/W2097006642","https://openalex.org/W2097839201","https://openalex.org/W2103714239","https://openalex.org/W2103913559","https://openalex.org/W2105982376","https://openalex.org/W2106565868","https://openalex.org/W2115246441","https://openalex.org/W2115708507","https://openalex.org/W2116021798","https://openalex.org/W2116296320","https://openalex.org/W2120116751","https://openalex.org/W2122915341","https://openalex.org/W2125669810","https://openalex.org/W2125788370","https://openalex.org/W2128237591","https://openalex.org/W2129785295","https://openalex.org/W2130601386","https://openalex.org/W2133667515","https://openalex.org/W2136328167","https://openalex.org/W2137528577","https://openalex.org/W2137807823","https://openalex.org/W2140177889","https://openalex.org/W2147890024","https://openalex.org/W2148292324","https://openalex.org/W2155707315","https://openalex.org/W2158130267","https://openalex.org/W2164515066","https://openalex.org/W2168866105","https://openalex.org/W2169009507","https://openalex.org/W2600578627","https://openalex.org/W2914931491","https://openalex.org/W2994143592","https://openalex.org/W3141799332","https://openalex.org/W4235859794","https://openalex.org/W4238724481","https://openalex.org/W4298064752"],"related_works":["https://openalex.org/W2144282137","https://openalex.org/W2199871724","https://openalex.org/W4247089581","https://openalex.org/W2391115906","https://openalex.org/W2127379989","https://openalex.org/W2032549010","https://openalex.org/W2343160172","https://openalex.org/W2102290976","https://openalex.org/W2050380627","https://openalex.org/W2131428184"],"abstract_inverted_index":{"In":[0],"three-dimensional":[1],"(3D)":[2],"integrated":[3],"circuits,":[4],"the":[5,27,46,102,107,111,124,144,175,182,189,216],"effect":[6,19],"of":[7,20,29,51,72,104,128,146,148,177,191,219],"process":[8,24,52],"variations":[9,25,53,85],"on":[10,26,117],"clock":[11,31,41,63,73,83,92,112,129,167,178,185,210,220],"skew":[12,42,74,78,84,93,130,158,206,217],"differs":[13],"from":[14,133],"2D":[15],"circuits.":[16],"The":[17,76,91,205],"combined":[18],"inter-die":[21],"and":[22,48,68,110,160,188,199],"intra-die":[23],"design":[28,201],"3D":[30,62,108,150,166,184,195,209],"distribution":[32,186],"networks":[33,187],"is":[34,54,86,94,170,212],"considered":[35],"in":[36,70,98,208],"this":[37,58],"article.":[38],"A":[39,164],"statistical":[40,77],"model":[43,79],"incorporating":[44],"both":[45],"systematic":[47],"random":[49],"components":[50],"employed":[55],"to":[56,81,96,136,156,172],"describe":[57,82],"effect.":[59],"Two":[60],"regular":[61],"tree":[64,168],"topologies":[65],"are":[66,197,203],"investigated":[67,183],"compared":[69,214],"terms":[71],"variation.":[75],"used":[80],"verified":[87],"through":[88],"Monte-Carlo":[89],"simulations.":[90],"shown":[95],"change":[97],"different":[99],"ways":[100],"with":[101,215],"number":[103,145,190],"planes":[105,147,192],"forming":[106],"IC":[109,151],"network":[113],"architecture.":[114],"Simulations":[115],"based":[116],"a":[118,149,194],"45-nm":[119],"CMOS":[120],"technology":[121],"show":[122],"that":[123,141],"maximum":[125],"standard":[126],"deviation":[127],"can":[131],"vary":[132],"15":[134],"ps":[135],"77":[137],"ps.":[138],"Results":[139],"indicate":[140],"simply":[142],"increasing":[143],"does":[152],"not":[153],"necessarily":[154],"lead":[155],"lower":[157],"variation":[159,207,218],"higher":[161],"operating":[162],"frequencies.":[163],"multigroup":[165],"topology":[169],"proposed":[171],"effectively":[173],"mitigate":[174],"variability":[176],"skew.":[179],"Tradeoffs":[180],"between":[181],"comprising":[193],"circuit":[196],"discussed":[198],"related":[200],"guidelines":[202],"offered.":[204],"trees":[211],"also":[213],"grids.":[221]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}