{"id":"https://openalex.org/W2076126326","doi":"https://doi.org/10.1145/2287696.2287699","title":"Dynamic clock stretching for variation compensation in VLSI circuit design","display_name":"Dynamic clock stretching for variation compensation in VLSI circuit design","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2076126326","doi":"https://doi.org/10.1145/2287696.2287699","mag":"2076126326"},"language":"en","primary_location":{"id":"doi:10.1145/2287696.2287699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2287696.2287699","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090007656","display_name":"V. Mahalingam","orcid":"https://orcid.org/0000-0003-1576-6677"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Venkataraman Mahalingam","raw_affiliation_strings":["Texas Instruments, Dallas, TX"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Dallas, TX","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagarajan Ranganathan","raw_affiliation_strings":["University of South Florida","University of South FLorida"],"affiliations":[{"raw_affiliation_string":"University of South Florida","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"University of South FLorida","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007788756","display_name":"Ransford Hyman","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ransford Hyman","raw_affiliation_strings":["University of South Florida","University of South FLorida"],"affiliations":[{"raw_affiliation_string":"University of South Florida","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"University of South FLorida","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090007656"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69435276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"8","issue":"3","first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6070841550827026},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5149093866348267},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5128381848335266},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5002717971801758},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47458410263061523},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4347786009311676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41756415367126465},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.406316876411438},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3562495708465576},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.28112858533859253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20613330602645874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19903889298439026},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12398019433021545},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12053048610687256}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6070841550827026},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5149093866348267},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5128381848335266},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5002717971801758},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47458410263061523},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4347786009311676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41756415367126465},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.406316876411438},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3562495708465576},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.28112858533859253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20613330602645874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19903889298439026},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12398019433021545},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12053048610687256},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2287696.2287699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2287696.2287699","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G403356295","display_name":null,"funder_award_id":"CNS-0551621","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G5181647962","display_name":null,"funder_award_id":"2007-HJ-1596","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1521318292","https://openalex.org/W1993107416","https://openalex.org/W2041741831","https://openalex.org/W2060137226","https://openalex.org/W2100551229","https://openalex.org/W2101301454","https://openalex.org/W2117648153","https://openalex.org/W2121437951","https://openalex.org/W2126827022","https://openalex.org/W2130601386","https://openalex.org/W2130754034","https://openalex.org/W2133079932","https://openalex.org/W2136103183","https://openalex.org/W2138534066","https://openalex.org/W2145148378","https://openalex.org/W2145245103","https://openalex.org/W2153489710","https://openalex.org/W2165236710","https://openalex.org/W2168608602"],"related_works":["https://openalex.org/W2494330009","https://openalex.org/W2891365107","https://openalex.org/W2116514610","https://openalex.org/W2003180247","https://openalex.org/W2144282137","https://openalex.org/W2032549010","https://openalex.org/W2098440959","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W4386159819"],"abstract_inverted_index":{"In":[0,67],"the":[1,17,31,46,77,89,103,112,115,135,140,163,171,175,200],"nanometer":[2],"era,":[3],"process,":[4],"voltage,":[5],"and":[6,14,110,125,133,192,197,213],"temperature":[7],"variations":[8,109],"are":[9,64],"dominating":[10],"circuit":[11,100,121,176,190],"performance,":[12],"power,":[13],"yield.":[15],"Over":[16],"past":[18],"few":[19],"years,":[20],"statistical":[21,40],"optimization":[22],"methods":[23,41],"have":[24,156],"been":[25],"effective":[26],"in":[27,30,45,82,105,114,162,220,234],"improving":[28],"yield":[29,173,236],"presence":[32,164],"of":[33,48,79,127,160,165,174,199,203,205],"uncertainty":[34,104],"due":[35,107,142],"to":[36,51,101,108,130,138,143,153],"process":[37],"variations.":[38,49,144,166],"However,":[39],"overconsume":[42],"resources,":[43],"even":[44],"absence":[47],"Hence,":[50],"facilitate":[52],"a":[53,72,96,123,157,216],"better":[54],"performance-power-yield":[55],"trade-off,":[56],"techniques":[57],"that":[58,75],"can":[59],"dynamically":[60,131],"enable":[61],"variation":[62],"compensation":[63],"becoming":[65],"necessary.":[66],"this":[68],"article,":[69],"we":[70],"propose":[71],"dynamic":[73,97],"technique":[74],"controls":[76],"instance":[78],"data":[80],"capture":[81],"critical":[83],"path":[84],"memory":[85],"flops,":[86],"by":[87],"delaying":[88],"clock":[90,113],"edge":[91],"trigger.":[92],"The":[93,118,145,167,180],"methodology":[94,169,181],"employs":[95],"delay":[98,106,119,141],"detection":[99,120],"identify":[102],"stretches":[111],"destination":[116],"flip-flops.":[117],"uses":[122],"latch":[124],"set":[126],"combinational":[128],"gates":[129],"detect":[132],"create":[134],"slack":[136],"needed":[137],"accommodate":[139],"Clock":[146],"Stretching":[147],"Logic":[148],"(CSL)":[149],"is":[150],"added":[151],"only":[152],"paths,":[154],"which":[155],"high":[158],"probability":[159],"failure":[161],"proposed":[168],"improves":[170],"timing":[172,206,235],"without":[177],"significant":[178],"overcompensation.":[179],"approach":[182],"was":[183,208],"simulated":[184,214],"using":[185,210,215],"Synopsys":[186],"design":[187],"tools":[188,194],"for":[189,195],"synthesis":[191],"Cadence":[193],"placement":[196],"routing":[198],"design.":[201],"Extraction":[202],"parasitic":[204],"information":[207],"parsed":[209],"Perl":[211],"scripts":[212],"simulation":[217],"program":[218],"generated":[219],"C++.":[221],"Experimental":[222],"results":[223],"based":[224],"on":[225,228],"Monte-Carlo":[226],"simulations":[227],"benchmark":[229],"circuits":[230],"indicate":[231],"considerable":[232],"improvement":[233],"with":[237],"negligible":[238],"area":[239],"overhead.":[240]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}