{"id":"https://openalex.org/W2030381747","doi":"https://doi.org/10.1145/2287076.2287098","title":"Performance evaluation of interthread communicationmechanisms on multicore/multithreaded architectures","display_name":"Performance evaluation of interthread communicationmechanisms on multicore/multithreaded architectures","publication_year":2012,"publication_date":"2012-06-18","ids":{"openalex":"https://openalex.org/W2030381747","doi":"https://doi.org/10.1145/2287076.2287098","mag":"2030381747"},"language":"en","primary_location":{"id":"doi:10.1145/2287076.2287098","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2287076.2287098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079261640","display_name":"Davide Pasetto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145784","display_name":"IBM Research - Ireland","ror":"https://ror.org/04jnxr720","country_code":"IE","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210145784"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Davide Pasetto","raw_affiliation_strings":["IBM Research, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"IBM Research, Dublin, Ireland","institution_ids":["https://openalex.org/I4210145784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047187106","display_name":"Massimiliano Meneghin","orcid":"https://orcid.org/0000-0002-1295-9062"},"institutions":[{"id":"https://openalex.org/I4210145784","display_name":"IBM Research - Ireland","ror":"https://ror.org/04jnxr720","country_code":"IE","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210145784"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Massimiliano Meneghin","raw_affiliation_strings":["IBM Research, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"IBM Research, Dublin, Ireland","institution_ids":["https://openalex.org/I4210145784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038903691","display_name":"Hubertus Franke","orcid":"https://orcid.org/0009-0005-0150-1055"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hubertus Franke","raw_affiliation_strings":["IBM Research, New York, USA","IBM research, New York, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, New York, USA","institution_ids":[]},{"raw_affiliation_string":"IBM research, New York, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066195314","display_name":"Fabrizio Petrini","orcid":"https://orcid.org/0000-0002-4977-7107"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fabrizio Petrini","raw_affiliation_strings":["IBM Research, New York, USA","IBM research, New York, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, New York, USA","institution_ids":[]},{"raw_affiliation_string":"IBM research, New York, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081022073","display_name":"Jimi Xenidis","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jimi Xenidis","raw_affiliation_strings":["IBM Research, Austin, USA","IBM Research Austin, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Research, Austin, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Research Austin, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5079261640"],"corresponding_institution_ids":["https://openalex.org/I4210145784"],"apc_list":null,"apc_paid":null,"fwci":1.7403,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.83904815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8507561087608337},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6514544486999512},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6494952440261841},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6205973625183105},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.568924605846405},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5626658201217651},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5473702549934387},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4922432005405426},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4569332003593445},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4254448413848877},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4135768413543701},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36100083589553833},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3355679214000702},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.15400323271751404}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8507561087608337},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6514544486999512},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6494952440261841},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6205973625183105},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.568924605846405},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5626658201217651},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5473702549934387},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4922432005405426},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4569332003593445},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4254448413848877},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4135768413543701},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36100083589553833},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3355679214000702},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.15400323271751404},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2287076.2287098","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2287076.2287098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1990291124","https://openalex.org/W2104345864","https://openalex.org/W2139575664"],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1993191611","https://openalex.org/W1999755551","https://openalex.org/W4238392246","https://openalex.org/W2578331457","https://openalex.org/W2029518214","https://openalex.org/W3142189107","https://openalex.org/W2363677236"],"abstract_inverted_index":{"The":[0],"three":[1],"major":[2],"solutions":[3,62],"for":[4],"increasing":[5],"the":[6,14,21,30,33,57,78,88,96],"nominal":[7],"performance":[8,90],"of":[9,16,32,42,74],"a":[10,47,68],"CPU":[11],"are:":[12],"multiplying":[13],"number":[15],"cores":[17],"per":[18],"socket,":[19],"expanding":[20],"embedded":[22],"cache":[23,48],"memories":[24],"and":[25,84,87],"use":[26,115],"multi-threading":[27],"to":[28,76,106,111,114],"reduce":[29],"impact":[31],"deep":[34],"memory":[35,53],"hierarchy.":[36],"Systems":[37],"with":[38],"tens":[39],"or":[40,51],"hundreds":[41],"hardware":[43],"threads,":[44],"all":[45,116],"sharing":[46],"coherent":[49],"UMA":[50],"NUMA":[52],"space,":[54],"are":[55],"today":[56],"de-facto":[58],"standard.":[59],"While":[60],"these":[61,100],"can":[63],"easily":[64],"provide":[65],"benefits":[66],"in":[67,93],"multi-program":[69],"environment,":[70],"they":[71],"require":[72],"recoding":[73],"applications":[75],"leverage":[77],"available":[79,117],"parallelism.":[80],"Threads":[81],"must":[82],"synchronize":[83],"exchange":[85],"data,":[86],"overall":[89],"is":[91],"heavily":[92],"influenced":[94],"by":[95,99],"overhead":[97],"added":[98],"mechanisms,":[101],"especially":[102],"as":[103],"developers":[104],"try":[105],"exploit":[107],"finer":[108],"grain":[109],"parallelism":[110],"be":[112],"able":[113],"resources.":[118]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}