{"id":"https://openalex.org/W2093852742","doi":"https://doi.org/10.1145/2259016.2259046","title":"Matching memory access patterns and data placement for NUMA systems","display_name":"Matching memory access patterns and data placement for NUMA systems","publication_year":2012,"publication_date":"2012-03-31","ids":{"openalex":"https://openalex.org/W2093852742","doi":"https://doi.org/10.1145/2259016.2259046","mag":"2093852742"},"language":"en","primary_location":{"id":"doi:10.1145/2259016.2259046","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2259016.2259046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Tenth International Symposium on Code Generation and Optimization","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007565396","display_name":"Zolt\u00e1n Maj\u00f3","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Zoltan Majo","raw_affiliation_strings":["ETH Zurich","[ETH, Zurich]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[ETH, Zurich]","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101575762","display_name":"Thomas R. Gross","orcid":"https://orcid.org/0000-0002-2038-2902"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas R. Gross","raw_affiliation_strings":["ETH Zurich","[ETH, Zurich]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"[ETH, Zurich]","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":9.0795,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.98363028,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"230","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8709396123886108},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.6962012052536011},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5815091729164124},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5673277974128723},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4687481224536896},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4313731789588928},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4284839630126953},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.418704092502594},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4114660322666168},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3475129008293152},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2990098297595978},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23793265223503113},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1628665328025818},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1594153642654419}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8709396123886108},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.6962012052536011},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5815091729164124},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5673277974128723},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4687481224536896},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4313731789588928},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4284839630126953},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.418704092502594},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4114660322666168},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3475129008293152},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2990098297595978},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23793265223503113},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1628665328025818},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1594153642654419},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2259016.2259046","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2259016.2259046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Tenth International Symposium on Code Generation and Optimization","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1510263988","https://openalex.org/W1853437450","https://openalex.org/W1985539519","https://openalex.org/W2002907208","https://openalex.org/W2017156338","https://openalex.org/W2029687105","https://openalex.org/W2039220457","https://openalex.org/W2088401441","https://openalex.org/W2096855138","https://openalex.org/W2113283471","https://openalex.org/W2115617161","https://openalex.org/W2132260309","https://openalex.org/W2140455011","https://openalex.org/W2143189877","https://openalex.org/W2150446161","https://openalex.org/W2153801723","https://openalex.org/W2159560337","https://openalex.org/W2168102371","https://openalex.org/W2169665207","https://openalex.org/W2175443198"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W2247651031","https://openalex.org/W3151393245","https://openalex.org/W2339366892","https://openalex.org/W254684032","https://openalex.org/W1797968800","https://openalex.org/W1848192231","https://openalex.org/W1495085183","https://openalex.org/W2066031586","https://openalex.org/W1965261831"],"abstract_inverted_index":{"Many":[0],"recent":[1],"multicore":[2],"multiprocessors":[3],"are":[4],"based":[5],"on":[6,47],"a":[7,29,48,69,82,98],"nonuniform":[8],"memory":[9,27,75],"architecture":[10],"(NUMA).":[11],"A":[12],"mismatch":[13],"between":[14],"the":[15,22,78,85],"data":[16,25,62,79,87,99],"access":[17,63,88,104],"patterns":[18,89],"of":[19,24,72,81],"programs":[20,57,67],"and":[21,38],"mapping":[23],"to":[26,84,96],"incurs":[28],"high":[30,70],"overhead,":[31],"as":[32],"remote":[33,74],"accesses":[34],"have":[35],"higher":[36],"latency":[37],"lower":[39],"throughput":[40],"than":[41],"local":[42],"accesses.":[43,76],"This":[44],"paper":[45],"reports":[46],"limit":[49],"study":[50],"that":[51,53,101],"shows":[52],"many":[54],"scientific":[55],"loop-parallel":[56],"include":[58],"multiple,":[59],"mutually":[60],"incompatible":[61],"patterns,":[64],"therefore":[65],"these":[66],"encounter":[68],"fraction":[71],"costly":[73],"Matching":[77],"distribution":[80,100],"program":[83],"individual":[86],"is":[90,94],"possible,":[91],"however":[92],"it":[93],"difficult":[95],"find":[97],"matches":[102],"all":[103],"patterns.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}