{"id":"https://openalex.org/W1980951609","doi":"https://doi.org/10.1145/2247684.2247700","title":"Design space exploration of memory model for heterogeneous computing","display_name":"Design space exploration of memory model for heterogeneous computing","publication_year":2012,"publication_date":"2012-06-11","ids":{"openalex":"https://openalex.org/W1980951609","doi":"https://doi.org/10.1145/2247684.2247700","mag":"1980951609"},"language":"en","primary_location":{"id":"doi:10.1145/2247684.2247700","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2247684.2247700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030510471","display_name":"Ji\u2010Eun Lim","orcid":"https://orcid.org/0000-0001-7214-1302"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jieun Lim","raw_affiliation_strings":["Seoul National University"],"affiliations":[{"raw_affiliation_string":"Seoul National University","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000822269","display_name":"Hyesoon Kim","orcid":"https://orcid.org/0000-0002-6061-7825"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyesoon Kim","raw_affiliation_strings":["Georgia Institute of Technology","[Georgia Institute of Technology.]"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology.]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030510471"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64708638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7939499616622925},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6391146779060364},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6358186602592468},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5627747178077698},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5557681918144226},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5197063088417053},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4998438358306885},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.48030585050582886},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43468791246414185},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.426611065864563},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.42307808995246887},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4100337624549866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3859693706035614},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.24467039108276367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22529226541519165},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17449265718460083}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7939499616622925},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6391146779060364},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6358186602592468},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5627747178077698},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5557681918144226},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5197063088417053},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4998438358306885},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.48030585050582886},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43468791246414185},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.426611065864563},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.42307808995246887},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4100337624549866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3859693706035614},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.24467039108276367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22529226541519165},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17449265718460083},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2247684.2247700","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2247684.2247700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1764493129","https://openalex.org/W1805440014","https://openalex.org/W2000755544","https://openalex.org/W2010802738","https://openalex.org/W2022941486","https://openalex.org/W2085118703","https://openalex.org/W2088032806","https://openalex.org/W2095894588","https://openalex.org/W2108315572","https://openalex.org/W2121758805","https://openalex.org/W2135518093","https://openalex.org/W2136143205","https://openalex.org/W2150476673","https://openalex.org/W2152609355","https://openalex.org/W2159560337","https://openalex.org/W2164391801","https://openalex.org/W2167399819","https://openalex.org/W2171462411","https://openalex.org/W2308137733","https://openalex.org/W4241790656"],"related_works":["https://openalex.org/W2178653557","https://openalex.org/W3180803030","https://openalex.org/W4385420210","https://openalex.org/W2560366625","https://openalex.org/W2060481832","https://openalex.org/W2993507867","https://openalex.org/W1989491630","https://openalex.org/W3025845664","https://openalex.org/W2131557467","https://openalex.org/W2604972926"],"abstract_inverted_index":{"Heterogeneous":[0],"computing":[1],"that":[2,25],"combines":[3],"CPUs":[4],"with":[5],"an":[6],"accelerator":[7],"has":[8],"become":[9],"a":[10],"popular":[11],"architecture.":[12],"In":[13],"this":[14],"paper,":[15],"we":[16],"explore":[17],"different":[18],"memory":[19,28],"design":[20],"options":[21],"quantitatively":[22],"and":[23],"conclude":[24],"partially":[26],"shared":[27],"space":[29],"is":[30],"most":[31],"promising":[32],"option.":[33]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}