{"id":"https://openalex.org/W2051114618","doi":"https://doi.org/10.1145/2247684.2247698","title":"Supporting virtual memory in GPGPU without supporting precise exceptions","display_name":"Supporting virtual memory in GPGPU without supporting precise exceptions","publication_year":2012,"publication_date":"2012-06-11","ids":{"openalex":"https://openalex.org/W2051114618","doi":"https://doi.org/10.1145/2247684.2247698","mag":"2051114618"},"language":"en","primary_location":{"id":"doi:10.1145/2247684.2247698","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2247684.2247698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000822269","display_name":"Hyesoon Kim","orcid":"https://orcid.org/0000-0002-6061-7825"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hyesoon Kim","raw_affiliation_strings":["Georgia Institute of Technology","[Georgia Institute of Technology.]"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology.]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5000822269"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.7403,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84129661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"70","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.856263279914856},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8092652559280396},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.5680264234542847},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.48987337946891785},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.4886617958545685},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40162181854248047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.361910343170166},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.31947916746139526},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29270505905151367},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09849333763122559}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.856263279914856},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8092652559280396},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.5680264234542847},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.48987337946891785},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.4886617958545685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40162181854248047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.361910343170166},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.31947916746139526},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29270505905151367},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09849333763122559}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2247684.2247698","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2247684.2247698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2084724480","https://openalex.org/W2106579652","https://openalex.org/W2129875754","https://openalex.org/W2198189844"],"related_works":["https://openalex.org/W1976766385","https://openalex.org/W641925902","https://openalex.org/W2078640694","https://openalex.org/W2149904643","https://openalex.org/W261562921","https://openalex.org/W1421493983","https://openalex.org/W4243333834","https://openalex.org/W1698699620","https://openalex.org/W71081774","https://openalex.org/W2138847"],"abstract_inverted_index":{"Supporting":[0],"precise":[1,42,52,72],"exceptions":[2,53],"has":[3],"been":[4],"one":[5,31],"of":[6,10,32],"the":[7,33],"essential":[8,56],"components":[9],"designing":[11],"modern":[12],"out-of-order":[13],"processors.":[14],"It":[15],"allows":[16],"handling":[17],"exception":[18],"routines,":[19],"including":[20],"virtual":[21,67],"memory":[22,68],"support":[23,41,69],"and":[24,59],"also":[25],"supports":[26],"debugging":[27],"features.":[28],"However,":[29],"GPGPU,":[30],"recent":[34],"popular":[35],"scientific":[36],"computing":[37],"platforms,":[38],"does":[39],"not":[40,55],"exceptions.":[43,73],"Here,":[44],"in":[45],"this":[46],"paper,":[47],"we":[48,60],"argue":[49],"that":[50],"supporting":[51,71],"is":[54],"for":[57],"GPGPUs":[58],"propose":[61],"an":[62],"alternate":[63],"solution":[64],"to":[65],"provide":[66],"without":[70]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}