{"id":"https://openalex.org/W2092890211","doi":"https://doi.org/10.1145/2247684.2247690","title":"Rank idle time prediction driven last-level cache writeback","display_name":"Rank idle time prediction driven last-level cache writeback","publication_year":2012,"publication_date":"2012-06-11","ids":{"openalex":"https://openalex.org/W2092890211","doi":"https://doi.org/10.1145/2247684.2247690","mag":"2092890211"},"language":"en","primary_location":{"id":"doi:10.1145/2247684.2247690","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2247684.2247690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100407591","display_name":"Zhe Wang","orcid":"https://orcid.org/0000-0001-9727-5569"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhe Wang","raw_affiliation_strings":["The University of Texas at San Antonio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at San Antonio","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070152284","display_name":"Samira Khan","orcid":"https://orcid.org/0000-0002-0300-3034"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira M. Khan","raw_affiliation_strings":["The University of Texas at San Antonio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at San Antonio","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100612822","display_name":"Daniel A. Jim\u00e9nez","orcid":"https://orcid.org/0000-0001-5658-4883"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel A. Jim\u00e9nez","raw_affiliation_strings":["The University of Texas at San Antonio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at San Antonio","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5858,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.68749435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.9178814888000488},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8149659633636475},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7224705815315247},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5953806638717651},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5414280295372009},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5379309058189392},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5042880773544312},{"id":"https://openalex.org/keywords/rank","display_name":"Rank (graph theory)","score":0.497771292924881},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4974658787250519},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4819181263446808},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34433555603027344},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3309358060359955},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08357200026512146}],"concepts":[{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.9178814888000488},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8149659633636475},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7224705815315247},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5953806638717651},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5414280295372009},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5379309058189392},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5042880773544312},{"id":"https://openalex.org/C164226766","wikidata":"https://www.wikidata.org/wiki/Q7293202","display_name":"Rank (graph theory)","level":2,"score":0.497771292924881},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4974658787250519},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4819181263446808},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34433555603027344},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3309358060359955},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08357200026512146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2247684.2247690","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2247684.2247690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1498525413","https://openalex.org/W1515422725","https://openalex.org/W2007929622","https://openalex.org/W2025304002","https://openalex.org/W2036853599","https://openalex.org/W2095957868","https://openalex.org/W2096540124","https://openalex.org/W2102871765","https://openalex.org/W2111397647","https://openalex.org/W2115172404","https://openalex.org/W2126569725","https://openalex.org/W2128310110","https://openalex.org/W2138146350","https://openalex.org/W2144154231","https://openalex.org/W2145451976","https://openalex.org/W2149412112","https://openalex.org/W2153456949","https://openalex.org/W2162639668","https://openalex.org/W2162838417","https://openalex.org/W4236382111","https://openalex.org/W4247787189"],"related_works":["https://openalex.org/W2020176098","https://openalex.org/W2535115842","https://openalex.org/W2298260853","https://openalex.org/W2363769136","https://openalex.org/W2118932116","https://openalex.org/W2012518269","https://openalex.org/W2086718556","https://openalex.org/W1496086148","https://openalex.org/W1965891727","https://openalex.org/W1860107648"],"abstract_inverted_index":{"In":[0,27],"modern":[1],"DDRx":[2],"memory":[3,5,16],"systems,":[4],"write":[6,81],"requests":[7,22],"can":[8,99],"cause":[9],"significant":[10],"performance":[11],"loss":[12],"by":[13,103],"increasing":[14],"the":[15,24,71,84,88,93],"access":[17],"latency":[18],"for":[19],"subsequent":[20],"read":[21,95],"targeting":[23],"same":[25],"device.":[26],"this":[28],"paper,":[29],"we":[30],"propose":[31],"a":[32,45],"rank":[33,46,56,75],"idle":[34,47,55,74],"time":[35,48],"prediction":[36],"driven":[37],"last-level":[38,65],"cache":[39,61,66],"writeback":[40],"technique.":[41,106],"This":[42,77],"technique":[43,78],"uses":[44],"predictor":[49],"to":[50,92],"predict":[51],"long":[52,73],"phases":[53],"of":[54],"cycles.":[57],"The":[58],"scheduled":[59],"dirty":[60],"blocks":[62],"generated":[63],"from":[64],"are":[67],"written":[68],"back":[69],"during":[70],"predicted":[72],"period.":[76],"allows":[79],"servicing":[80],"request":[82],"at":[83],"point":[85],"that":[86],"minimize":[87],"delay":[89],"it":[90],"caused":[91],"following":[94],"requests.":[96],"Write-induced":[97],"interference":[98],"be":[100],"significantly":[101],"reduced":[102],"using":[104],"our":[105]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}