{"id":"https://openalex.org/W2046229812","doi":"https://doi.org/10.1145/2234336.2234341","title":"FPGA implementation of a novel architecture for performance enhancement of Radix-2 FFT","display_name":"FPGA implementation of a novel architecture for performance enhancement of Radix-2 FFT","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W2046229812","doi":"https://doi.org/10.1145/2234336.2234341","mag":"2046229812"},"language":"en","primary_location":{"id":"doi:10.1145/2234336.2234341","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2234336.2234341","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059131514","display_name":"Nishant Kumar Giri","orcid":null},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nishant Kumar Giri","raw_affiliation_strings":["West Bengal University of Technology, Salt lake City, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"West Bengal University of Technology, Salt lake City, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103229333","display_name":"Amitabha Sinha","orcid":"https://orcid.org/0000-0002-2179-209X"},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amitabha Sinha","raw_affiliation_strings":["West Bengal University of Technology, Salt lake City, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"West Bengal University of Technology, Salt lake City, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99601430"],"apc_list":null,"apc_paid":null,"fwci":0.2437,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54429318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"40","issue":"2","first_page":"28","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.928491473197937},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.786469578742981},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7677212953567505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6776906847953796},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5562317371368408},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.536746621131897},{"id":"https://openalex.org/keywords/radix","display_name":"Radix (gastropod)","score":0.5169974565505981},{"id":"https://openalex.org/keywords/commutator","display_name":"Commutator","score":0.4826396107673645},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.47163841128349304},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40801161527633667},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3830288052558899},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36389100551605225},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2368713617324829},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13509777188301086},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.10192683339118958},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.05896499752998352}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.928491473197937},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.786469578742981},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7677212953567505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6776906847953796},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5562317371368408},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.536746621131897},{"id":"https://openalex.org/C2779091547","wikidata":"https://www.wikidata.org/wiki/Q287565","display_name":"Radix (gastropod)","level":2,"score":0.5169974565505981},{"id":"https://openalex.org/C145620117","wikidata":"https://www.wikidata.org/wiki/Q2989763","display_name":"Commutator","level":4,"score":0.4826396107673645},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.47163841128349304},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40801161527633667},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3830288052558899},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36389100551605225},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2368713617324829},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13509777188301086},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.10192683339118958},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.05896499752998352},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C136119220","wikidata":"https://www.wikidata.org/wiki/Q1000660","display_name":"Algebra over a field","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C73648015","wikidata":"https://www.wikidata.org/wiki/Q6543817","display_name":"Lie conformal algebra","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2234336.2234341","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2234336.2234341","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1604218479","https://openalex.org/W1900969659","https://openalex.org/W2061171222","https://openalex.org/W2081072920","https://openalex.org/W2081231622","https://openalex.org/W2107524900","https://openalex.org/W2123108717","https://openalex.org/W2138562746","https://openalex.org/W2168078104","https://openalex.org/W2294213629","https://openalex.org/W2534948908","https://openalex.org/W2791144143"],"related_works":["https://openalex.org/W2978742796","https://openalex.org/W2362809851","https://openalex.org/W4213092773","https://openalex.org/W2383200681","https://openalex.org/W2351923727","https://openalex.org/W2542279072","https://openalex.org/W2387826621","https://openalex.org/W2733794292","https://openalex.org/W2915039470","https://openalex.org/W2794443211"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"novel":[4],"architecture":[5,29,41,50],"for":[6],"the":[7],"enhancement":[8],"of":[9,11],"performance":[10],"compute":[12],"intensive":[13],"Fast":[14],"Fourier":[15],"Transform":[16],"(FFT)":[17],"algorithm":[18],"which":[19],"is":[20],"common":[21],"in":[22],"many":[23],"signal":[24],"processing":[25],"applications.":[26],"The":[27,49],"proposed":[28],"exhibits":[30],"faster":[31],"response":[32],"time":[33],"compared":[34],"to":[35],"radix-2":[36],"'Single-path":[37],"Delay":[38,45],"Feedback":[39],"(SDF)'":[40],"and":[42,55],"'radix-2":[43],"Multi-path":[44],"Commutator":[46],"(MDC)'":[47],"architecture.":[48],"was":[51,56],"simulated":[52],"using":[53],"Modelsim":[54],"implemented":[57],"on":[58],"Xilinx":[59],"Virtex":[60],"4":[61],"FPGA.":[62]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}