{"id":"https://openalex.org/W2146241631","doi":"https://doi.org/10.1145/2228360.2228587","title":"A metric for layout-friendly microarchitecture optimization in high-level synthesis","display_name":"A metric for layout-friendly microarchitecture optimization in high-level synthesis","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W2146241631","doi":"https://doi.org/10.1145/2228360.2228587","mag":"2146241631"},"language":"en","primary_location":{"id":"doi:10.1145/2228360.2228587","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles","COMPUTER SCIENCE DEPARTMENT, UNIVERSITY OF CALIFORNIA, LOS ANGELES"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"COMPUTER SCIENCE DEPARTMENT, UNIVERSITY OF CALIFORNIA, LOS ANGELES","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100711159","display_name":"Bin Liu","orcid":"https://orcid.org/0000-0001-9811-7714"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Liu","raw_affiliation_strings":["University of California, Los Angeles","COMPUTER SCIENCE DEPARTMENT, UNIVERSITY OF CALIFORNIA, LOS ANGELES"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"COMPUTER SCIENCE DEPARTMENT, UNIVERSITY OF CALIFORNIA, LOS ANGELES","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016776689"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.7469,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76214459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1239","last_page":"1244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.962148904800415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6566203832626343},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6379775404930115},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6020261645317078},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5861846804618835},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5478742122650146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4675174057483673},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.44224950671195984},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4408728778362274},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.430065780878067},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41748321056365967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33682551980018616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2728945314884186},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20221033692359924},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18516606092453003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14057445526123047},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08239468932151794}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.962148904800415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6566203832626343},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6379775404930115},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6020261645317078},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5861846804618835},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5478742122650146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4675174057483673},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.44224950671195984},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4408728778362274},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.430065780878067},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41748321056365967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33682551980018616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2728945314884186},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20221033692359924},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18516606092453003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14057445526123047},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08239468932151794},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2228360.2228587","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.7756","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.7756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/dac12_02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G8650169534","display_name":null,"funder_award_id":"2009-TJ-1879","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1512522810","https://openalex.org/W1998644443","https://openalex.org/W1999613943","https://openalex.org/W2009083496","https://openalex.org/W2017369466","https://openalex.org/W2021609618","https://openalex.org/W2029448190","https://openalex.org/W2047631674","https://openalex.org/W2064559570","https://openalex.org/W2074799901","https://openalex.org/W2079726719","https://openalex.org/W2090169195","https://openalex.org/W2093332051","https://openalex.org/W2097099414","https://openalex.org/W2098559204","https://openalex.org/W2100045226","https://openalex.org/W2100638636","https://openalex.org/W2115118594","https://openalex.org/W2122171990","https://openalex.org/W2155314350","https://openalex.org/W2156420848","https://openalex.org/W2158566102","https://openalex.org/W2168986492","https://openalex.org/W2296319761","https://openalex.org/W2912522929","https://openalex.org/W3152232349","https://openalex.org/W6630470879"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2543290882","https://openalex.org/W4235515009","https://openalex.org/W2171413119","https://openalex.org/W2110396545","https://openalex.org/W2993028905","https://openalex.org/W4242912623","https://openalex.org/W2142651762","https://openalex.org/W2306516855"],"abstract_inverted_index":{"In":[0],"this":[1],"work":[2],"we":[3],"address":[4],"the":[5,28,45,74,129],"problem":[6],"of":[7,30,37,91,105,118,133],"managing":[8],"interconnect":[9,119],"timing":[10,124],"in":[11,64,97,116],"high-level":[12,99],"synthesis":[13,100],"by":[14,146],"generating":[15],"a":[16,35,65,69,83,98,103,108,113],"layout-friendly":[17,66,156],"microarchitecture.":[18],"A":[19],"metric":[20,132,141],"called":[21],"spreading":[22,40,92,110,148],"score":[23,41,111,149],"is":[24,61],"proposed":[25],"to":[26,87,128,150],"evaluate":[27],"layout-friendliness":[29],"microarchitectural":[31],"netlist":[32,67],"structures.":[33],"For":[34],"piece":[36],"connected":[38],"netlist,":[39],"measures":[42],"how":[43],"far":[44],"components":[46,63],"can":[47,71],"be":[48],"spread":[49,72],"from":[50],"each":[51],"other":[52,151],"with":[53],"bounded":[54],"length":[55],"for":[56,155],"every":[57],"wire.":[58],"The":[59],"intuition":[60],"that":[62,121],"(e.g.,":[68],"mesh)":[70],"over":[73],"layout":[75],"region":[76],"without":[77],"introducing":[78],"long":[79],"interconnects.":[80],"We":[81,137],"propose":[82],"semidefinite":[84],"programming":[85],"relaxation":[86],"allow":[88],"efficient":[89],"estimation":[90],"score,":[93],"and":[94,142,153],"use":[95],"it":[96],"tool.":[101],"On":[102],"number":[104],"test":[106],"cases,":[107],"normalized":[109],"shows":[112],"stronger":[114],"bias":[115],"favor":[117],"structures":[120],"have":[122],"better":[123],"after":[125],"layout,":[126],"compared":[127],"widely":[130],"used":[131],"total":[134],"multiplexer":[135],"inputs.":[136],"also":[138],"justify":[139],"our":[140],"motivate":[143],"further":[144],"study":[145],"relating":[147],"metrics":[152],"problems":[154],"synthesis.":[157]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}