{"id":"https://openalex.org/W2070686838","doi":"https://doi.org/10.1145/2228360.2228560","title":"Can pin access limit the footprint scaling?","display_name":"Can pin access limit the footprint scaling?","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W2070686838","doi":"https://doi.org/10.1145/2228360.2228560","mag":"2070686838"},"language":"en","primary_location":{"id":"doi:10.1145/2228360.2228560","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026975930","display_name":"Xiang Qiu","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiang Qiu","raw_affiliation_strings":["University of California, Santa Barbara, CA","University of California Santa Barbara Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California Santa Barbara Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["University of California, Santa Barbara, CA","University of California Santa Barbara Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California Santa Barbara Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1100","last_page":"1106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8090969324111938},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.7996103763580322},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.5705514550209045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5517850518226624},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.538576066493988},{"id":"https://openalex.org/keywords/white-spaces","display_name":"White spaces","score":0.5209544897079468},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5180871486663818},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49743083119392395},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4471045136451721},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.42695891857147217},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28801393508911133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2825537323951721},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1997436285018921},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1688477098941803},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08455893397331238}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8090969324111938},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.7996103763580322},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.5705514550209045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5517850518226624},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.538576066493988},{"id":"https://openalex.org/C96391052","wikidata":"https://www.wikidata.org/wiki/Q256313","display_name":"White spaces","level":4,"score":0.5209544897079468},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5180871486663818},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49743083119392395},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4471045136451721},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.42695891857147217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28801393508911133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2825537323951721},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1997436285018921},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1688477098941803},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08455893397331238},{"id":"https://openalex.org/C149946192","wikidata":"https://www.wikidata.org/wiki/Q3235733","display_name":"Cognitive radio","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2228360.2228560","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.47999998927116394}],"awards":[{"id":"https://openalex.org/G5956359753","display_name":null,"funder_award_id":"CCF 0904124","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320310207","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1671229861","https://openalex.org/W1970296212","https://openalex.org/W1972510652","https://openalex.org/W2010747748","https://openalex.org/W2028954821","https://openalex.org/W2038987112","https://openalex.org/W2041176678","https://openalex.org/W2096562756","https://openalex.org/W2105616993","https://openalex.org/W2112813001","https://openalex.org/W2130871230","https://openalex.org/W2133918752","https://openalex.org/W2134487287","https://openalex.org/W2140800546","https://openalex.org/W2161125053","https://openalex.org/W2161906825","https://openalex.org/W7008724773"],"related_works":["https://openalex.org/W1990962387","https://openalex.org/W2568996610","https://openalex.org/W1975040580","https://openalex.org/W3098622292","https://openalex.org/W1895183601","https://openalex.org/W2072517903","https://openalex.org/W1964705287","https://openalex.org/W2133039196","https://openalex.org/W2606473455","https://openalex.org/W2084148551"],"abstract_inverted_index":{"If":[0],"pin":[1,7],"density":[2],"exceeds":[3],"a":[4,10],"certain":[5],"threshold,":[6,34],"access":[8],"becomes":[9],"challenge":[11],"for":[12],"inter-cell":[13],"signal":[14],"routing":[15,58,69],"and":[16,27,64],"increasing":[17],"the":[18],"number":[19],"of":[20],"metal":[21],"layers":[22],"cannot":[23],"improve":[24],"routability.":[25],"CMOS":[26],"FinFET":[28],"layouts":[29,50],"may":[30,43],"never":[31],"reach":[32],"this":[33],"but":[35],"Vertical":[36],"Slit":[37],"Field":[38],"Effect":[39],"Transistor":[40],"(VeSFET)":[41],"ICs":[42],"exceed":[44],"it.":[45],"We":[46],"demonstrate":[47],"that":[48],"VeSFET":[49],"are":[51],"still":[52],"routable":[53],"within":[54],"footprint":[55],"using":[56],"two-sided":[57],"which":[59],"achieves":[60],"better":[61],"wire":[62],"length":[63],"via":[65],"usage":[66],"than":[67],"one-sided":[68],"with":[70],"or":[71],"without":[72],"white":[73],"space":[74],"inserted.":[75]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}