{"id":"https://openalex.org/W1984381469","doi":"https://doi.org/10.1145/2228360.2228520","title":"Write performance improvement by hiding R drift latency in phase-change RAM","display_name":"Write performance improvement by hiding R drift latency in phase-change RAM","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W1984381469","doi":"https://doi.org/10.1145/2228360.2228520","mag":"1984381469"},"language":"en","primary_location":{"id":"doi:10.1145/2228360.2228520","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100666941","display_name":"Young\u2010Sik Kim","orcid":"https://orcid.org/0000-0003-1590-8233"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]},{"id":"https://openalex.org/I2799891827","display_name":"Korea Post","ror":"https://ror.org/00p45d091","country_code":"KR","type":"government","lineage":["https://openalex.org/I2799891827","https://openalex.org/I2801339556","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsik Kim","raw_affiliation_strings":["POSTECH","Department of Electronic and Electrical Engineering, Postech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"POSTECH","institution_ids":["https://openalex.org/I123900574","https://openalex.org/I2799891827"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Postech","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]},{"id":"https://openalex.org/I2799891827","display_name":"Korea Post","ror":"https://ror.org/00p45d091","country_code":"KR","type":"government","lineage":["https://openalex.org/I2799891827","https://openalex.org/I2801339556","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["POSTECH","Department of Electronic and Electrical Engineering, Postech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"POSTECH","institution_ids":["https://openalex.org/I123900574","https://openalex.org/I2799891827"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Postech","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048785540","display_name":"Sunggu Lee","orcid":"https://orcid.org/0000-0003-3858-0779"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]},{"id":"https://openalex.org/I2799891827","display_name":"Korea Post","ror":"https://ror.org/00p45d091","country_code":"KR","type":"government","lineage":["https://openalex.org/I2799891827","https://openalex.org/I2801339556","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunggu Lee","raw_affiliation_strings":["POSTECH","Department of Electronic and Electrical Engineering, Postech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"POSTECH","institution_ids":["https://openalex.org/I123900574","https://openalex.org/I2799891827"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Postech","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7565,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.64939551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"897","last_page":"906"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8554497957229614},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.800047755241394},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.796506941318512},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6611310839653015},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5485717058181763},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5041223764419556},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38173532485961914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3582416772842407},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27993136644363403},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.17899203300476074},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.1363486349582672},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11553028225898743},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07677516341209412}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8554497957229614},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.800047755241394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.796506941318512},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6611310839653015},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5485717058181763},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5041223764419556},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38173532485961914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3582416772842407},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27993136644363403},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.17899203300476074},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.1363486349582672},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11553028225898743},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07677516341209412},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2228360.2228520","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1973735988","https://openalex.org/W1983826793","https://openalex.org/W2032091965","https://openalex.org/W2035934766","https://openalex.org/W2047427636","https://openalex.org/W2048588974","https://openalex.org/W2052677323","https://openalex.org/W2097823832","https://openalex.org/W2101810455","https://openalex.org/W2102449048","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2114924497","https://openalex.org/W2115172404","https://openalex.org/W2115500527","https://openalex.org/W2130657217","https://openalex.org/W2134633067","https://openalex.org/W2135393827","https://openalex.org/W2147539449","https://openalex.org/W2163083688","https://openalex.org/W2163820265","https://openalex.org/W2170382128","https://openalex.org/W4239813889"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W1992487929","https://openalex.org/W2083934844","https://openalex.org/W4386903460"],"abstract_inverted_index":{"Phase-change":[0],"RAM":[1],"(PRAM)":[2],"is":[3,24],"considered":[4],"to":[5,13,26,70,76,86],"be":[6],"one":[7],"of":[8,30],"the":[9,19,28,72,103,111],"most":[10],"promising":[11],"candidates":[12],"complement":[14],"or":[15],"replace":[16],"DRAM":[17,117],"in":[18,47,110],"near":[20],"future.":[21],"However,":[22],"it":[23],"imperative":[25],"overcome":[27],"limitations":[29],"PRAM,":[31],"especially,":[32],"long":[33],"write":[34,49,65,73],"latency":[35,42,50,74,91],"for":[36,83],"its":[37],"widespread":[38],"applications.":[39],"R":[40,77,89],"drift":[41,78,90],"occupies":[43],"a":[44,61],"significant":[45],"portion":[46],"PRAM":[48,87],"thereby":[51,92],"adversely":[52],"affecting":[53],"system":[54,94],"performance.":[55,95],"In":[56],"this":[57],"paper,":[58],"we":[59],"propose":[60],"novel":[62],"method":[63],"called":[64],"status":[66],"holding":[67],"register":[68],"(WSHR)":[69],"reduce":[71],"due":[75],"latency.":[79],"The":[80],"WSHR":[81,105],"allows":[82],"non-blocking":[84],"accesses":[85],"during":[88],"improving":[93],"Our":[96],"experiments":[97],"with":[98],"SPEC":[99],"benchmarks":[100],"show":[101],"that":[102],"proposed":[104],"gives":[106],"53.6%~0%":[107],"performance":[108],"improvements":[109],"hybrid":[112],"DRAM/PRAM":[113],"main":[114],"memory":[115],"(256MB":[116],"and":[118],"14nm":[119],"PRAM).":[120]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}