{"id":"https://openalex.org/W2089494228","doi":"https://doi.org/10.1145/2228360.2228418","title":"DAE2FSM","display_name":"DAE2FSM","publication_year":2012,"publication_date":"2012-05-31","ids":{"openalex":"https://openalex.org/W2089494228","doi":"https://doi.org/10.1145/2228360.2228418","mag":"2089494228"},"language":"en","primary_location":{"id":"doi:10.1145/2228360.2228418","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110739973","display_name":"Karthik Aadithya","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthik V. Aadithya","raw_affiliation_strings":["The University of California, Berkeley, CA","Department of Electrical Engineering and Computer Science, The University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, The University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086798203","display_name":"Jaijeet Roychowdhury","orcid":"https://orcid.org/0000-0002-2684-2279"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaijeet Roychowdhury","raw_affiliation_strings":["The University of California, Berkeley, CA","Department of Electrical Engineering and Computer Science, The University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of California, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, The University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.3783,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53080023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"311","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.750052809715271},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6625357270240784},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6490209102630615},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.622965931892395},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6181820631027222},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5625661015510559},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49145686626434326},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4691917598247528},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46527573466300964},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4351193904876709},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42564067244529724},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.42264890670776367},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.41272270679473877},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4125678241252899},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.379412978887558},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3439498543739319},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34255456924438477},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31809157133102417},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.25690957903862},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14695823192596436},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12932655215263367},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12551367282867432},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11527091264724731},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11048883199691772}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.750052809715271},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6625357270240784},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6490209102630615},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.622965931892395},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6181820631027222},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5625661015510559},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49145686626434326},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4691917598247528},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46527573466300964},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4351193904876709},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42564067244529724},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.42264890670776367},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.41272270679473877},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4125678241252899},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.379412978887558},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3439498543739319},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34255456924438477},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31809157133102417},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.25690957903862},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14695823192596436},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12932655215263367},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12551367282867432},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11527091264724731},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11048883199691772},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2228360.2228418","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2228360.2228418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1532859487","https://openalex.org/W1604596197","https://openalex.org/W1989445634","https://openalex.org/W2099354898","https://openalex.org/W2117218135","https://openalex.org/W2166846382","https://openalex.org/W2912640545","https://openalex.org/W6758389881"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W2733322820","https://openalex.org/W2056378213","https://openalex.org/W2535130387","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2350494013","https://openalex.org/W2112170293"],"abstract_inverted_index":{"We":[0],"abstract":[1],"the":[2,38,57,147,160],"I/O":[3,80],"functionality":[4],"of":[5,26,43,59,89,130,159,204],"continuous-time":[6],"dynamical":[7],"systems":[8,132],"(e.g.,":[9],"SPICE":[10,115,173],"netlists":[11],"with":[12,30],"combinational":[13],"and":[14,33,35,62,101,186],"sequential":[15],"logic)":[16],"as":[17,139],"Finite":[18],"State":[19],"Machines":[20],"(FSMs).":[21],"This":[22],"enables":[23],"efficient":[24],"simulation":[25],"large":[27],"designs":[28,45],"implemented":[29],"less-than-perfect":[31],"devices":[32],"components,":[34],"also":[36,121,170,182],"opens":[37],"door":[39],"to":[40,78,85,97,105,125,184,197],"formal":[41],"verification":[42],"transistor-level":[44],"against":[46],"higher-level":[47],"specifications.":[48],"In":[49,117],"particular,":[50],"our":[51,123,179],"automatically":[52,148,198],"generated":[53],"FSMs":[54],"faithfully":[55],"capture":[56],"behaviour":[58],"latches,":[60],"flip-flops,":[61,102],"circuits":[63],"constructed":[64],"from":[65],"them.":[66],"Among":[67],"other":[68],"technical":[69],"advances,":[70],"we":[71,119,176,194],"generalize":[72],"an":[73,140,200],"existing":[74],"(binary-only)":[75],"FSM-learning":[76],"approach":[77],"arbitrary":[79],"alphabets,":[81],"which":[82],"empowers":[83],"it":[84],"learn":[86,106],"high-fidelity":[87],"abstractions":[88,110],"multi-level-discretized,":[90],"multi-input/multi-output":[91],"systems.":[92],"Our":[93],"approach,":[94],"when":[95],"applied":[96,122],"correctly":[98],"functioning":[99],"latches":[100],"is":[103,181],"able":[104,196],"compact,":[107],"multi-input":[108],"FSM":[109,128,150,202],"whose":[111],"predictions":[112],"closely":[113],"match":[114],"simulations.":[116],"addition,":[118],"have":[120],"technique":[124,180],"produce":[126],"multi-level-discretized":[127],"representations":[129],"digital":[131],"that":[133,155,178],"nevertheless":[134],"exhibit":[135],"\"analogish\"":[136],"traits,":[137],"such":[138,145],"over-clocked,":[141],"error-prone":[142],"D-flip-flop.":[143],"For":[144],"circuits,":[146],"learned":[149],"abstraction":[151,203],"includes":[152],"additional":[153],"states":[154],"characterise":[156],"\"failure":[157],"modes\"":[158],"circuit":[161],"for":[162,192],"specific":[163],"input":[164],"sequences":[165],"(these":[166],"failure":[167],"modes":[168],"are":[169,195],"confirmed":[171],"by":[172],"simulations).":[174],"Finally,":[175],"demonstrate":[177],"applicable":[183],"larger":[185],"more":[187],"complex":[188],"multi-input,":[189],"multi-output":[190],"systems;":[191],"example,":[193],"derive":[199],"accurate":[201],"a":[205],"280-transistor":[206],"(BSIM4),":[207],"0-to-5":[208],"increment/decrement":[209],"counter.":[210]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}