{"id":"https://openalex.org/W2110504488","doi":"https://doi.org/10.1145/2209291.2209293","title":"Towards the formal verification of cache coherency at the architectural level","display_name":"Towards the formal verification of cache coherency at the architectural level","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2110504488","doi":"https://doi.org/10.1145/2209291.2209293","mag":"2110504488"},"language":"en","primary_location":{"id":"doi:10.1145/2209291.2209293","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2209291.2209293","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067135306","display_name":"Freek Verbeek","orcid":"https://orcid.org/0000-0002-6625-1123"},"institutions":[{"id":"https://openalex.org/I145872427","display_name":"Radboud University Nijmegen","ror":"https://ror.org/016xsfp80","country_code":"NL","type":"education","lineage":["https://openalex.org/I145872427"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Freek Verbeek","raw_affiliation_strings":["Radboud University Nijmegen, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Radboud University Nijmegen, The Netherlands","institution_ids":["https://openalex.org/I145872427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088595514","display_name":"Julien Schmaltz","orcid":null},"institutions":[{"id":"https://openalex.org/I7876267","display_name":"Open University of the Netherlands","ror":"https://ror.org/018dfmf50","country_code":"NL","type":"education","lineage":["https://openalex.org/I7876267"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Julien Schmaltz","raw_affiliation_strings":["Open University of The Netherlands, The Netherlands","Open University of the Netherlands , The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Open University of The Netherlands, The Netherlands","institution_ids":["https://openalex.org/I7876267"]},{"raw_affiliation_string":"Open University of the Netherlands , The Netherlands","institution_ids":["https://openalex.org/I7876267"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.399,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71449981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"3","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9293625950813293},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.650888204574585},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5921288728713989},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5848087072372437},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5077818036079407},{"id":"https://openalex.org/keywords/sketch","display_name":"Sketch","score":0.45688846707344055},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4380742013454437},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4337451159954071},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.42718854546546936},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.42058101296424866},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4083371162414551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35468950867652893},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3376348614692688},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.27484816312789917},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.229765385389328},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2145289182662964},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10541233420372009}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9293625950813293},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.650888204574585},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5921288728713989},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5848087072372437},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5077818036079407},{"id":"https://openalex.org/C2779231336","wikidata":"https://www.wikidata.org/wiki/Q7534724","display_name":"Sketch","level":2,"score":0.45688846707344055},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4380742013454437},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4337451159954071},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.42718854546546936},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.42058101296424866},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4083371162414551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35468950867652893},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3376348614692688},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.27484816312789917},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.229765385389328},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2145289182662964},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10541233420372009},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2209291.2209293","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2209291.2209293","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:762707","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=762707","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1084-4309","raw_type":"Article / Letter to the editor"},{"id":"pmh:ru:oai:repository.ubn.ru.nl:2066/103853","is_oa":false,"landing_page_url":"http://hdl.handle.net/2066/103853","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems, 17, 20","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320321013","display_name":"Radboud Universiteit","ror":"https://ror.org/016xsfp80"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W125598877","https://openalex.org/W1496710542","https://openalex.org/W1498432697","https://openalex.org/W1518122051","https://openalex.org/W1532374416","https://openalex.org/W1561218487","https://openalex.org/W1575212675","https://openalex.org/W1585721824","https://openalex.org/W1591313063","https://openalex.org/W1605302571","https://openalex.org/W1605914607","https://openalex.org/W1612200627","https://openalex.org/W1879996931","https://openalex.org/W1980451599","https://openalex.org/W1983371115","https://openalex.org/W2033263591","https://openalex.org/W2041681937","https://openalex.org/W2082471399","https://openalex.org/W2092503884","https://openalex.org/W2114658430","https://openalex.org/W2119845125","https://openalex.org/W2123184444","https://openalex.org/W2129182823","https://openalex.org/W2130241694","https://openalex.org/W2148323349","https://openalex.org/W2152030873","https://openalex.org/W2154323564","https://openalex.org/W2160642395","https://openalex.org/W2161380643","https://openalex.org/W2163947040","https://openalex.org/W2166423938","https://openalex.org/W2602645338","https://openalex.org/W3140694517","https://openalex.org/W4229800322","https://openalex.org/W4249105673"],"related_works":["https://openalex.org/W2378994405","https://openalex.org/W2385974820","https://openalex.org/W2373478030","https://openalex.org/W2378679551","https://openalex.org/W3149739944","https://openalex.org/W2392363776","https://openalex.org/W2063051341","https://openalex.org/W2591066345","https://openalex.org/W1494563618","https://openalex.org/W2357022711"],"abstract_inverted_index":{"Cache":[0],"coherency":[1,34,82,135],"is":[2,39,87,170],"one":[3],"of":[4,27,32,63,74,93,102,179,183],"the":[5,25,30,36,61,68,75,127,130,133,163],"major":[6],"issues":[7],"in":[8,13,106],"multicore":[9],"systems.":[10],"Formal":[11],"methods,":[12],"particular":[14],"model-checking,":[15],"have":[16],"been":[17],"successful":[18],"at":[19,35,67],"verifying":[20],"high-level":[21],"protocols,":[22],"but,":[23],"to":[24,95,157],"best":[26],"our":[28,151],"knowledge,":[29],"verification":[31,46,152],"cache":[33,81,134],"architectural":[37,69,97],"level":[38,70],"still":[40],"an":[41,107],"open":[42],"issue.":[43],"All":[44],"existing":[45],"efforts":[47],"assume":[48],"a":[49,80,90,99,113,158],"reliable":[50],"interconnect,":[51],"that":[52,123],"is,":[53],"messages":[54],"eventually":[55],"reach":[56],"their":[57,143],"destination.":[58],"We":[59,121,149],"discuss":[60],"challenge":[62],"discharging":[64],"this":[65,173],"assumption":[66],"where":[71],"implementation":[72],"details":[73],"interconnect":[76,131],"are":[77],"mixed":[78],"with":[79,177],"protocol.":[83,136],"Our":[84,168],"automatic":[85],"approach":[86,153,169],"based":[88],"on":[89,126,162],"well-defined":[91],"set":[92],"primitives":[94],"express":[96],"models,":[98],"generic":[100],"model":[101],"communication":[103],"fabrics":[104],"expressed":[105],"automated":[108],"theorem":[109],"proving":[110],"system,":[111],"and":[112,118,132,154,181],"dedicated":[114],"algorithm":[115],"for":[116],"deadlock":[117],"livelock":[119],"detection.":[120],"argue":[122],"reliability":[124],"depends":[125],"interaction":[128],"between":[129],"They":[137],"must":[138],"be":[139,186],"verified":[140],"altogether":[141],"as":[142],"combination":[144],"creates":[145],"intricate":[146],"message":[147],"dependencies.":[148],"sketch":[150],"apply":[155],"it":[156],"simple":[159,174],"write-invalidate":[160],"protocol":[161],"Spidergon":[164],"network-on-chip":[165],"from":[166],"STMicroelectronics.":[167],"promising.":[171],"For":[172],"protocol,":[175],"networks":[176],"tens":[178],"agents":[180],"hundreds":[182],"components":[184],"can":[185],"analyzed":[187],"within":[188],"seconds.":[189]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}