{"id":"https://openalex.org/W2125036433","doi":"https://doi.org/10.1145/2209285.2209288","title":"Statistical Timing and Power Optimization of Architecture and Device for FPGAs","display_name":"Statistical Timing and Power Optimization of Architecture and Device for FPGAs","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2125036433","doi":"https://doi.org/10.1145/2209285.2209288","mag":"2125036433"},"language":"en","primary_location":{"id":"doi:10.1145/2209285.2209288","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2209285.2209288","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104049811","display_name":"Lerong Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lerong Cheng","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035679293","display_name":"Wenyao Xu","orcid":"https://orcid.org/0000-0001-6444-9411"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenyao Xu","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111918002","display_name":"Fang Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fang Gong","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101026950","display_name":"Yan Lin","orcid":"https://orcid.org/0009-0001-4169-6150"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Lin","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102150893","display_name":"Ho-Yan Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ho-Yan Wong","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62205057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"5","issue":"2","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.775729238986969},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7391994595527649},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7366949915885925},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7086474895477295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5885727405548096},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49856138229370117},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4968164265155792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37297767400741577},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.35471397638320923},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.333837628364563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.279107004404068},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16611483693122864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1421816349029541},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09836670756340027}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.775729238986969},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7391994595527649},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7366949915885925},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7086474895477295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5885727405548096},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49856138229370117},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4968164265155792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37297767400741577},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.35471397638320923},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.333837628364563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.279107004404068},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16611483693122864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1421816349029541},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09836670756340027},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2209285.2209288","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2209285.2209288","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.381.5432","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.381.5432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eda.ee.ucla.edu/pub/J70.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6002939235","display_name":null,"funder_award_id":"CCR-0306682","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W191125812","https://openalex.org/W1515491391","https://openalex.org/W1523051745","https://openalex.org/W1547760662","https://openalex.org/W1557877906","https://openalex.org/W1693570377","https://openalex.org/W1719300925","https://openalex.org/W1971584660","https://openalex.org/W2035894108","https://openalex.org/W2040272297","https://openalex.org/W2045726766","https://openalex.org/W2085583524","https://openalex.org/W2097521167","https://openalex.org/W2097910533","https://openalex.org/W2103323734","https://openalex.org/W2106655287","https://openalex.org/W2108519747","https://openalex.org/W2110687226","https://openalex.org/W2112662324","https://openalex.org/W2113764809","https://openalex.org/W2114709079","https://openalex.org/W2115596773","https://openalex.org/W2117648153","https://openalex.org/W2120397377","https://openalex.org/W2120566121","https://openalex.org/W2121334524","https://openalex.org/W2121536510","https://openalex.org/W2125157415","https://openalex.org/W2125469204","https://openalex.org/W2126539367","https://openalex.org/W2130038216","https://openalex.org/W2131910889","https://openalex.org/W2132389735","https://openalex.org/W2132844001","https://openalex.org/W2137978438","https://openalex.org/W2139052244","https://openalex.org/W2141248063","https://openalex.org/W2141519923","https://openalex.org/W2141762303","https://openalex.org/W2150055718","https://openalex.org/W2150549968","https://openalex.org/W2151731855","https://openalex.org/W2159142998","https://openalex.org/W2161344439","https://openalex.org/W2165217793","https://openalex.org/W2165740397","https://openalex.org/W2167566128","https://openalex.org/W2185459141","https://openalex.org/W2535919346","https://openalex.org/W2911708692","https://openalex.org/W2913252637","https://openalex.org/W4214745135","https://openalex.org/W4235859794","https://openalex.org/W4299617642"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4239932082","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2981277743","https://openalex.org/W2460159704","https://openalex.org/W1973774436"],"abstract_inverted_index":{"Process":[0],"variation":[1],"in":[2,24],"nanometer":[3],"technology":[4],"is":[5,193],"becoming":[6],"an":[7],"important":[8],"issue":[9],"for":[10],"cutting-edge":[11],"FPGAs":[12],"with":[13],"a":[14],"multimillion":[15],"gate":[16,31],"capacity.":[17],"Considering":[18],"both":[19,92],"die-to-die":[20],"and":[21,30,43,51,74,82,94,97,108,122,131,143,145,182,201],"within-die":[22],"variations":[23,76],"effective":[25],"channel":[26],"length,":[27],"threshold":[28],"voltage,":[29],"oxide":[32],"thickness,":[33],"we":[34],"first":[35,195],"develop":[36],"closed-form":[37],"models":[38,57,90,100],"of":[39,105,157,166,176,189],"chip-level":[40],"FPGA":[41,106,199],"leakage":[42,73,93,135,144,162,181],"timing":[44,75,95,139,146,171,183],"variations.":[45,112],"Experiments":[46],"show":[47],"that":[48,71,154],"the":[49,72,103,115,119,127,160,169,179,187,194],"mean":[50],"standard":[52],"deviation":[53],"computed":[54,63],"by":[55,64,137,141,149],"our":[56,190],"are":[58],"within":[59],"3%":[60],"from":[61],"those":[62],"Monte":[65],"Carlo":[66],"simulation.":[67],"We":[68,85,151],"also":[69,152],"observe":[70,153],"can":[77],"be":[78],"up":[79],"to":[80,101,114],"3X":[81],"1.9X,":[83],"respectively.":[84],"then":[86],"derive":[87],"analytical":[88],"yield":[89,136,140,148],"considering":[91,110,204],"variations,":[96],"use":[98],"such":[99],"evaluate":[102],"performance":[104],"device":[107,123,130,202],"architecture":[109,121,132,200],"process":[111,205],"Compared":[113],"baseline,":[116],"which":[117],"uses":[118],"VPR":[120],"setup":[124],"based":[125],"on":[126,198],"ITRS":[128],"roadmap,":[129],"tuning":[133],"improves":[134],"10.4%,":[138],"5.7%,":[142],"combined":[147,184],"9.4%.":[150],"LUT":[155,164,174],"size":[156,165,175],"4":[158],"gives":[159,168],"highest":[161,170],"yield,":[163,172],"7":[167],"but":[173],"5":[177],"achieves":[178],"maximum":[180],"yield.":[185],"To":[186],"best":[188],"knowledge,":[191],"this":[192],"in-depth":[196],"study":[197],"coevaluation":[203],"variation.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}