{"id":"https://openalex.org/W2133023088","doi":"https://doi.org/10.1145/2206781.2206867","title":"Efficient folded VLSI architectures for linear prediction error filters","display_name":"Efficient folded VLSI architectures for linear prediction error filters","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2133023088","doi":"https://doi.org/10.1145/2206781.2206867","mag":"2133023088"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206867","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022120826","display_name":"Sayed Ahmad Salehi","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Sayed Ahmad Salehi","raw_affiliation_strings":["Isfahan University of Technology, Isfahan, Iran"],"affiliations":[{"raw_affiliation_string":"Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113498363","display_name":"Rasoul Amirfattahi","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Rasoul Amirfattahi","raw_affiliation_strings":["Isfahan University of Technology, Isfahan, Iran"],"affiliations":[{"raw_affiliation_string":"Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007884053","display_name":"Keshab K. Parhi","orcid":"https://orcid.org/0000-0001-6543-2793"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keshab Parhi","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA",", University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":", University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022120826"],"corresponding_institution_ids":["https://openalex.org/I170013655"],"apc_list":null,"apc_paid":null,"fwci":0.2448,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57707637,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7880915999412537},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7245601415634155},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7197386622428894},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.7150251865386963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.696559727191925},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.5636221170425415},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5211208462715149},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4718235433101654},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.45138341188430786},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35981833934783936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1832963228225708},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.18193727731704712},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18089747428894043},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1619994044303894},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.11786147952079773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08916205167770386}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7880915999412537},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7245601415634155},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7197386622428894},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.7150251865386963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.696559727191925},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.5636221170425415},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5211208462715149},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4718235433101654},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.45138341188430786},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35981833934783936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1832963228225708},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.18193727731704712},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18089747428894043},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1619994044303894},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11786147952079773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08916205167770386},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206867","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W87496662","https://openalex.org/W1492221128","https://openalex.org/W1501488688","https://openalex.org/W1891334851","https://openalex.org/W1908325128","https://openalex.org/W1966264494","https://openalex.org/W1975240502","https://openalex.org/W2041473498","https://openalex.org/W2084083596","https://openalex.org/W2097690395","https://openalex.org/W2117039934","https://openalex.org/W2121166651","https://openalex.org/W2122867301","https://openalex.org/W2131386283","https://openalex.org/W2148285195","https://openalex.org/W3150851677"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W4242128654","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2015155483"],"abstract_inverted_index":{"In":[0,58],"this":[1],"paper":[2],"we":[3],"propose":[4],"two":[5],"efficient":[6],"low-area,":[7],"low-power":[8],"folded":[9],"VLSI":[10],"architectures":[11,76,83],"for":[12],"linear":[13],"prediction":[14],"error":[15],"filter.":[16],"One":[17],"of":[18,30,52,67,80],"them":[19],"is":[20,41,56],"based":[21,33,42],"on":[22,34,43],"the":[23,35,44,50,65,78,81],"split-Levinson-Durbin":[24],"and":[25,54,88],"requires":[26],"half":[27],"computational":[28,89],"complexity":[29],"an":[31],"architecture":[32],"Levinson-Durbin":[36],"algorithm.":[37,46],"The":[38],"other":[39],"one":[40],"Schur":[45],"Using":[47],"folding":[48],"method,":[49],"number":[51,66],"multipliers":[53],"adders":[55],"minimized.":[57],"addition,":[59],"by":[60],"modifications":[61],"in":[62],"data":[63],"scheduling,":[64],"required":[68],"multiplexers":[69],"are":[70],"also":[71],"decreased.":[72],"Comparison":[73],"with":[74,84],"previous":[75],"demonstrates":[77],"efficiency":[79],"proposed":[82],"respect":[85],"to":[86],"hardware":[87],"complexity.":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}