{"id":"https://openalex.org/W2129780913","doi":"https://doi.org/10.1145/2206781.2206865","title":"A dual-phase compression mechanism for hybrid DRAM/PCM main memory architectures","display_name":"A dual-phase compression mechanism for hybrid DRAM/PCM main memory architectures","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2129780913","doi":"https://doi.org/10.1145/2206781.2206865","mag":"2129780913"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101606377","display_name":"Seung-Cheol Baek","orcid":"https://orcid.org/0009-0007-1624-4586"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Seungcheol Baek","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA","[Georgia Institute of Technology, Atlanta, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology, Atlanta, USA]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054714238","display_name":"Hyung Gyu Lee","orcid":"https://orcid.org/0000-0003-2596-7130"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyung Gyu Lee","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA","[Georgia Institute of Technology, Atlanta, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology, Atlanta, USA]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["University of Cyprus, Nicosia, Cyprus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100632171","display_name":"Jong\u2010Man Kim","orcid":"https://orcid.org/0000-0003-0812-2507"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jongman Kim","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, USA","[Georgia Institute of Technology, Atlanta, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology, Atlanta, USA]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101606377"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.4644,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.82730561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"345","last_page":"350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8820512294769287},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.809809684753418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7085531949996948},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.49440598487854004},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4656238257884979},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4621065557003021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44223302602767944},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4357113540172577},{"id":"https://openalex.org/keywords/fuse","display_name":"Fuse (electrical)","score":0.4174572229385376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3265446424484253},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23514696955680847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17540931701660156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17211979627609253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14551153779029846},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.09123286604881287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08539789915084839}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8820512294769287},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.809809684753418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7085531949996948},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.49440598487854004},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4656238257884979},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4621065557003021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44223302602767944},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4357113540172577},{"id":"https://openalex.org/C141353440","wikidata":"https://www.wikidata.org/wiki/Q182221","display_name":"Fuse (electrical)","level":2,"score":0.4174572229385376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3265446424484253},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23514696955680847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17540931701660156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17211979627609253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14551153779029846},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.09123286604881287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08539789915084839},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1973735988","https://openalex.org/W1976494130","https://openalex.org/W1999012309","https://openalex.org/W2048588974","https://openalex.org/W2073996414","https://openalex.org/W2097823832","https://openalex.org/W2102449048","https://openalex.org/W2114919995","https://openalex.org/W2120635877","https://openalex.org/W2122004371","https://openalex.org/W2123693663","https://openalex.org/W2123917655","https://openalex.org/W2124306283","https://openalex.org/W2130252115","https://openalex.org/W2135393827","https://openalex.org/W2138436606","https://openalex.org/W2147539449","https://openalex.org/W2155366133","https://openalex.org/W2166446045","https://openalex.org/W6600224776"],"related_works":["https://openalex.org/W3000097931","https://openalex.org/W2354322770","https://openalex.org/W4237547500","https://openalex.org/W3120961607","https://openalex.org/W1570848052","https://openalex.org/W2373192430","https://openalex.org/W4239268388","https://openalex.org/W2741067476","https://openalex.org/W4214773815","https://openalex.org/W3204477689"],"abstract_inverted_index":{"Phase-Change":[0],"Memory":[1],"(PCM)":[2],"is":[3,25,70],"emerging":[4],"as":[5,134],"a":[6,29,97,117,121,137],"promising":[7,67],"new":[8],"memory":[9,75],"technology,":[10],"due":[11],"to":[12,16,46,52,84,136],"its":[13,63],"inherent":[14],"ability":[15],"scale":[17],"deeply":[18],"into":[19],"the":[20,56,59,71,86],"nanoscale":[21],"regime.":[22],"However,":[23],"PCM":[24],"still":[26],"marred":[27],"by":[28],"duet":[30],"of":[31,58,73,89,120],"potentially":[32],"show-stopping":[33],"deficiencies:":[34],"poor":[35],"write":[36],"performance":[37,126],"and":[38,54,80,128],"limited":[39],"durability.":[40],"These":[41],"weaknesses":[42],"have":[43],"urged":[44],"designers":[45],"develop":[47],"various":[48],"supporting":[49],"architectural":[50],"techniques":[51],"aid":[53],"complement":[55],"operation":[57],"PCM,":[60,81],"while":[61],"mitigating":[62],"innate":[64],"flaws.":[65],"One":[66],"such":[68],"solution":[69],"deployment":[72],"hybridized":[74],"architectures":[76],"that":[77],"fuse":[78],"DRAM":[79],"in":[82],"order":[83],"combine":[85],"best":[87],"attributes":[88],"each":[90],"technology.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95],"introduce":[96],"Dual-Phase":[98],"Compression":[99],"(DPC)":[100],"scheme":[101],"specifically":[102],"optimized":[103],"for":[104],"DRAM/PCM":[105,139],"hybrid":[106,140],"environments.":[107],"Extensive":[108],"simulations":[109],"with":[110],"traces":[111],"from":[112],"real":[113],"applications":[114],"running":[115],"on":[116,132],"full-system":[118],"simulator":[119],"multicore":[122],"system":[123],"demonstrate":[124],"35.1%":[125],"improvement":[127],"29.3%":[129],"energy":[130],"reduction,":[131],"average,":[133],"compared":[135],"baseline":[138],"implementation.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-26T08:31:28.666265","created_date":"2025-10-10T00:00:00"}