{"id":"https://openalex.org/W1985470110","doi":"https://doi.org/10.1145/2206781.2206861","title":"WRIP","display_name":"WRIP","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W1985470110","doi":"https://doi.org/10.1145/2206781.2206861","mag":"1985470110"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206861","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Xing Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Xing Wei","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103530103","display_name":"Wai-Chung Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wai-Chung Tang","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024289242","display_name":"Yu\u2010Liang Wu","orcid":"https://orcid.org/0000-0002-5181-056X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yu-Liang Wu","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111686227","display_name":"Cliff Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cliff Sze","raw_affiliation_strings":["IBM Corp, Austin, TX, USA","IBM Corporation Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"IBM Corp, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Corporation Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113656006","display_name":"Charles J. Alpert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Alpert","raw_affiliation_strings":["IBM Corp, Austin, TX, USA","IBM Corporation Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"IBM Corp, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Corporation Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57661993,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"327","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6326087117195129},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167929172515869},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5920810103416443},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.569359302520752},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5139519572257996},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5135674476623535},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.493505597114563},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4845844507217407},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4737471044063568},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3991298973560333},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3982848525047302},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.36973637342453003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3346412479877472},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3085201680660248},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28252702951431274},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.24789142608642578},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.187587171792984}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6326087117195129},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167929172515869},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5920810103416443},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.569359302520752},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5139519572257996},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5135674476623535},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.493505597114563},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4845844507217407},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4737471044063568},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3991298973560333},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3982848525047302},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.36973637342453003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3346412479877472},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3085201680660248},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28252702951431274},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.24789142608642578},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.187587171792984},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206861","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1971121833","https://openalex.org/W1983336721","https://openalex.org/W1995821058","https://openalex.org/W1999938868","https://openalex.org/W2038987112","https://openalex.org/W2099108222","https://openalex.org/W2099223028","https://openalex.org/W2120129706","https://openalex.org/W2131920591","https://openalex.org/W2133559461","https://openalex.org/W2137589342","https://openalex.org/W2146232231","https://openalex.org/W2163763728","https://openalex.org/W2163961680","https://openalex.org/W2168126808","https://openalex.org/W2169938611","https://openalex.org/W2173359640","https://openalex.org/W2265598674","https://openalex.org/W2614475470","https://openalex.org/W4250165014","https://openalex.org/W6650404083"],"related_works":["https://openalex.org/W4247095439","https://openalex.org/W2146286671","https://openalex.org/W2130825721","https://openalex.org/W2024392966","https://openalex.org/W2365114398","https://openalex.org/W2102547348","https://openalex.org/W2337636225","https://openalex.org/W2093513607","https://openalex.org/W2035113414","https://openalex.org/W4231151455"],"abstract_inverted_index":{"This":[0,136],"paper":[1],"presents":[2],"WRIP":[3,24,61,101,123],"-":[4],"a":[5,26],"Wirelength-driven":[6],"Rewiring-based":[7],"Incremental":[8],"Placement":[9],"which":[10,34,84],"effectively":[11],"reduces":[12,45,102],"wirelength":[13,47,56,103],"of":[14,18,52,76,78,122],"the":[15,36,41,46,53,90,131,138],"optimized":[16,88],"placement":[17,93,107,149],"industrial":[19,64,92,148],"large-scale":[20],"standard":[21],"cell":[22],"designs.":[23],"uses":[25],"powerful":[27,144],"logic":[28,32,42,145],"synthesis":[29,146],"technique":[30],"called":[31],"rewiring":[33],"restructures":[35],"local":[37],"circuits":[38,83],"while":[39],"preserving":[40],"functionality":[43],"and":[44,67,108,115,154],"under":[48],"an":[49,63,128],"accurate":[50],"estimation":[51],"half":[54,127],"perimeter":[55],"(HPWL)":[57],"metric.":[58],"We":[59],"integrated":[60],"into":[62,147],"EDA":[65],"tool":[66],"tested":[68,133],"it":[69],"upon":[70],"several":[71],"real":[72],"designs":[73],"with":[74,151],"hundreds":[75],"thousands":[77],"movable":[79],"objects.":[80],"Tested":[81],"on":[82,99],"has":[85],"been":[86],"fully":[87,142],"by":[89,104],"state-of-the-art":[91],"tool,":[94],"our":[95],"experiments":[96],"showed":[97],"that":[98],"average":[100],"2.25%":[105],"after":[106,110],"2.45%":[109],"global":[111],"routing":[112],"in":[113],"HPWL":[114],"Steiner":[116],"WL":[117],"model":[118],"respectively.":[119],"The":[120],"runtime":[121],"is":[124,137],"only":[125],"about":[126],"hour":[129],"for":[130],"largest":[132],"ASIC":[134],"circuit.":[135],"first":[139],"attempt":[140],"to":[141],"integrate":[143],"tools":[150],"real-life":[152],"effectiveness":[153],"efficiency.":[155]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2016-06-24T00:00:00"}