{"id":"https://openalex.org/W2115058545","doi":"https://doi.org/10.1145/2206781.2206857","title":"A memristor-based TCAM (ternary content addressable memory) cell","display_name":"A memristor-based TCAM (ternary content addressable memory) cell","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2115058545","doi":"https://doi.org/10.1145/2206781.2206857","mag":"2115058545"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030224517","display_name":"Pilin Junsangsri","orcid":"https://orcid.org/0000-0003-1234-5631"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pilin Junsangsri","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fabrizio Lombardi","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030224517"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":2.2095,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.8893958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.815384030342102},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.7942491173744202},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.697845458984375},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.6177477836608887},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5681558847427368},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.5226147770881653},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.5096545219421387},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.49909329414367676},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4970305263996124},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4900754690170288},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45626261830329895},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39437201619148254},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35271960496902466},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2650665044784546},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1985514760017395},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16123896837234497},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1492900550365448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12402263283729553},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.11367255449295044}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.815384030342102},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.7942491173744202},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.697845458984375},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.6177477836608887},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5681558847427368},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.5226147770881653},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5096545219421387},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.49909329414367676},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4970305263996124},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4900754690170288},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45626261830329895},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39437201619148254},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35271960496902466},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2650665044784546},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1985514760017395},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16123896837234497},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1492900550365448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12402263283729553},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.11367255449295044},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2008749436","https://openalex.org/W2018645548","https://openalex.org/W2036642572","https://openalex.org/W2062143991","https://openalex.org/W2078732484","https://openalex.org/W2109041721","https://openalex.org/W2112181056","https://openalex.org/W2149055332","https://openalex.org/W2159731583","https://openalex.org/W2162651880","https://openalex.org/W2165172548","https://openalex.org/W2603064927","https://openalex.org/W2766235884","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2137740981","https://openalex.org/W1989420504","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W1990887049","https://openalex.org/W2480387442","https://openalex.org/W4253845620","https://openalex.org/W1556265168","https://openalex.org/W2115058545","https://openalex.org/W2181404029"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"Ternary":[4],"Content":[5],"Addressable":[6],"Memory":[7],"(TCAM)":[8],"cell":[9,18,45,78],"that":[10],"employs":[11],"memristors":[12,21,62],"as":[13,33,35,54],"storage":[14],"element.":[15],"The":[16],"TCAM":[17],"requires":[19],"two":[20],"in":[22],"series":[23],"to":[24,50,63],"perform":[25],"the":[26,36,61,68],"traditional":[27],"memory":[28,44],"operations":[29,40],"(read":[30],"and":[31,38,57,66],"write)":[32],"well":[34],"search":[37],"matching":[39],"for":[41],"TCAM;":[42],"this":[43,77],"is":[46,79],"analyzed":[47],"with":[48],"respect":[49],"different":[51],"features":[52],"(such":[53],"transistor":[55],"sizing":[56],"voltage":[58],"threshold)":[59],"of":[60,76],"process":[64],"fast":[65],"efficiently":[67],"ternary":[69],"data.":[70],"A":[71],"comprehensive":[72],"simulation":[73],"based":[74],"assessment":[75],"pursued":[80],"by":[81],"HSPICE.":[82]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}