{"id":"https://openalex.org/W2162744782","doi":"https://doi.org/10.1145/2206781.2206856","title":"A scalable threshold logic synthesis method using ZBDDs","display_name":"A scalable threshold logic synthesis method using ZBDDs","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2162744782","doi":"https://doi.org/10.1145/2206781.2206856","mag":"2162744782"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206856","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077600030","display_name":"Ashok Kumar Palaniswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ashok kumar Palaniswamy","raw_affiliation_strings":["Southern Illinois University Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Southern Illinois University Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spyros Tragoudas","raw_affiliation_strings":["Southern Illinois University Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Southern Illinois University Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077600030"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":1.0109,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78367052,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7459564805030823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7184155583381653},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.672215461730957},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5931016206741333},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5420759916305542},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5235240459442139},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5128636360168457},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.49930715560913086},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.48068222403526306},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4318525791168213},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43095964193344116},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1561194658279419},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.14672550559043884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10271167755126953},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09728321433067322}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7459564805030823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7184155583381653},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.672215461730957},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5931016206741333},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5420759916305542},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5235240459442139},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5128636360168457},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.49930715560913086},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.48068222403526306},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4318525791168213},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43095964193344116},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1561194658279419},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.14672550559043884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10271167755126953},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09728321433067322},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206856","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.6200000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W129659059","https://openalex.org/W1536641772","https://openalex.org/W1543281322","https://openalex.org/W1609370892","https://openalex.org/W2115688906","https://openalex.org/W2117251208","https://openalex.org/W2135453964","https://openalex.org/W2147504239","https://openalex.org/W2151687972","https://openalex.org/W2153013418","https://openalex.org/W2162433640","https://openalex.org/W6605275793","https://openalex.org/W6636405217","https://openalex.org/W6682227421"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2113700423","https://openalex.org/W3129977055","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W2370649629","https://openalex.org/W1966764473","https://openalex.org/W2362510906","https://openalex.org/W1984491986","https://openalex.org/W1488117239"],"abstract_inverted_index":{"A":[0],"scalable":[1],"synthesis":[2,19,39,74],"method":[3,59],"for":[4],"large":[5,24],"input":[6,25,33],"threshold":[7],"logic":[8],"circuits":[9],"using":[10,31],"Zero":[11],"Suppressed":[12],"Binary":[13],"Decision":[14],"Diagrams":[15],"is":[16,53,76],"introduced.":[17],"Existing":[18],"methods":[20],"require":[21],"that":[22,56],"a":[23],"function":[26],"must":[27],"be":[28],"initially":[29],"decomposed":[30],"small":[32],"functions":[34],"and":[35,72],"this":[36,45],"impacts":[37],"the":[38,57,62,70,73,80],"cost.":[40],"The":[41],"presented":[42],"approach":[43],"in":[44],"paper":[46],"does":[47],"not":[48],"consider":[49],"such":[50],"restrictions.":[51],"It":[52],"experimentally":[54],"shown":[55],"proposed":[58],"can":[60],"synthesize":[61],"primary":[63],"outputs":[64],"of":[65],"existing":[66,81],"benchmarks":[67],"without":[68],"consulting":[69],"net-list,":[71],"cost":[75],"significantly":[77],"reduced":[78],"over":[79],"methods.":[82]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}