{"id":"https://openalex.org/W2138994541","doi":"https://doi.org/10.1145/2206781.2206850","title":"A framework for high-level synthesis of heterogeneous MP-SoC","display_name":"A framework for high-level synthesis of heterogeneous MP-SoC","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2138994541","doi":"https://doi.org/10.1145/2206781.2206850","mag":"2138994541"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206850","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078213066","display_name":"Youenn Corre","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Youenn Corre","raw_affiliation_strings":["Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109056088","display_name":"Jean-Philippe Diguet","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Philippe Diguet","raw_affiliation_strings":["Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105422553","display_name":"Dominique Heller","orcid":null},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dominique Heller","raw_affiliation_strings":["Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC, Universit\u00e9 de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061188155","display_name":"Lo\u00efc Lagadec","orcid":"https://orcid.org/0000-0003-3778-3144"},"institutions":[{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lo\u00efc Lagadec","raw_affiliation_strings":["Lab-STICC, Universit\u00e9 de Bretagne Occidentale, Brest, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC, Universit\u00e9 de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078213066"],"corresponding_institution_ids":["https://openalex.org/I161929037","https://openalex.org/I2802204017","https://openalex.org/I4210123702"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68943227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8793559670448303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8294888734817505},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7481510639190674},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.651390790939331},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5934351086616516},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.564922571182251},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5488269925117493},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5232136249542236},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5156382322311401},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.471773624420166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4585726857185364},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4530285894870758},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2723742723464966}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8793559670448303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8294888734817505},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7481510639190674},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.651390790939331},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5934351086616516},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.564922571182251},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5488269925117493},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5232136249542236},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5156382322311401},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.471773624420166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4585726857185364},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4530285894870758},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2723742723464966},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2206781.2206850","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00726481v1","is_oa":false,"landing_page_url":"https://hal.univ-brest.fr/hal-00726481","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"GLSVLSI, May 2012, Salt Lake City, United States. pp.283-286, ⟨10.1145/2206781.2206850⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W1597755753","https://openalex.org/W1974386461","https://openalex.org/W2044235194","https://openalex.org/W2064115172","https://openalex.org/W2095941979","https://openalex.org/W2103942479","https://openalex.org/W2108662993","https://openalex.org/W2141480229","https://openalex.org/W2157588844","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4281926497","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1973069902","https://openalex.org/W2124403023"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"an":[5,15,112],"ESL":[6,85],"synthesis":[7],"framework":[8,86,106],"which,":[9],"from":[10,98],"the":[11,38,73],"C":[12],"code":[13,40],"of":[14,20,32,80,111],"application":[16],"and":[17,26,58,65,76,100],"a":[18,21,28,33,44,108],"description":[19],"generic":[22],"architecture,":[23],"automatically":[24],"explores":[25],"generates":[27],"complete":[29],"synthesizable":[30],"version":[31],"H-MPSoC":[34],"architecture":[35],"along":[36],"with":[37,93,107],"adapted":[39],"application.":[41],"We":[42,68,103],"developed":[43],"Design":[45],"Space":[46],"Exploration":[47],"(DSE)":[48],"algorithm":[49],"that":[50],"merges":[51],"hardware":[52,81],"specialization,":[53],"data-parallelism":[54],"exploration,":[55],"processor":[56],"instantiation":[57],"task":[59],"mapping":[60],"according":[61],"to":[62],"user":[63],"performance":[64],"cost":[66],"constraints.":[67],"also":[69],"inserted":[70],"HLS":[71],"in":[72],"DSE":[74],"loop":[75],"get":[77],"fast":[78],"exploration":[79],"acceleration.":[82],"A":[83],"new":[84],"is":[87],"presented,":[88],"it":[89],"combines":[90],"our":[91,99,105],"contributions":[92],"some":[94],"legacy":[95],"tools":[96],"issued":[97],"another":[101],"team.":[102],"validated":[104],"case":[109],"study":[110],"MJPEG":[113],"decoder.":[114]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}