{"id":"https://openalex.org/W2137881681","doi":"https://doi.org/10.1145/2206781.2206848","title":"Density-reduction-oriented layer assignment for rectangle escape routing","display_name":"Density-reduction-oriented layer assignment for rectangle escape routing","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2137881681","doi":"https://doi.org/10.1145/2206781.2206848","mag":"2137881681"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206848","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071940138","display_name":"Jin-Tai Yan","orcid":"https://orcid.org/0000-0002-7614-2545"},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jin-Tai Yan","raw_affiliation_strings":["Chung Hua University, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Chung Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I59460038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058830844","display_name":"Jun-Min Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Min Chung","raw_affiliation_strings":["Chung Hua university, Hsinchu, Taiwan Roc","Chung Hua University, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Chung Hua university, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I59460038"]},{"raw_affiliation_string":"Chung Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I59460038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107854763","display_name":"Zhiwei Chen","orcid":"https://orcid.org/0009-0000-5960-5731"},"institutions":[{"id":"https://openalex.org/I59460038","display_name":"Chung Hua University","ror":"https://ror.org/01yzz0f51","country_code":"TW","type":"education","lineage":["https://openalex.org/I59460038"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zhi-Wei Chen","raw_affiliation_strings":["Chung Hua University, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Chung Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I59460038"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071940138"],"corresponding_institution_ids":["https://openalex.org/I59460038"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.15834006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rectangle","display_name":"Rectangle","score":0.8089303970336914},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7019739151000977},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6305549144744873},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.5438154935836792},{"id":"https://openalex.org/keywords/interval","display_name":"Interval (graph theory)","score":0.5337620377540588},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.5061187148094177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4877620339393616},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46262145042419434},{"id":"https://openalex.org/keywords/packing-problems","display_name":"Packing problems","score":0.4601811170578003},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.44038206338882446},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4205659031867981},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.40129733085632324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3559880554676056},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.3426826000213623},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.1623293161392212}],"concepts":[{"id":"https://openalex.org/C2781302577","wikidata":"https://www.wikidata.org/wiki/Q209","display_name":"Rectangle","level":2,"score":0.8089303970336914},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7019739151000977},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6305549144744873},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.5438154935836792},{"id":"https://openalex.org/C2778067643","wikidata":"https://www.wikidata.org/wiki/Q166507","display_name":"Interval (graph theory)","level":2,"score":0.5337620377540588},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.5061187148094177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4877620339393616},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46262145042419434},{"id":"https://openalex.org/C130253271","wikidata":"https://www.wikidata.org/wiki/Q3851477","display_name":"Packing problems","level":2,"score":0.4601811170578003},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.44038206338882446},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4205659031867981},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.40129733085632324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3559880554676056},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.3426826000213623},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.1623293161392212},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206848","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2016526343","https://openalex.org/W2097774291","https://openalex.org/W2119274774","https://openalex.org/W2124195871","https://openalex.org/W2139775372","https://openalex.org/W2145273649","https://openalex.org/W2150455973","https://openalex.org/W6682548440"],"related_works":["https://openalex.org/W2165280361","https://openalex.org/W2379007225","https://openalex.org/W2774395669","https://openalex.org/W2978859203","https://openalex.org/W4319986897","https://openalex.org/W2365570506","https://openalex.org/W2353497959","https://openalex.org/W2261906739","https://openalex.org/W4309397047","https://openalex.org/W2019415961"],"abstract_inverted_index":{"Given":[0],"a":[1,7,42],"set":[2],"of":[3,41,70,77,154],"n":[4],"buses":[5],"in":[6,62,94,103,126],"pin":[8],"array,":[9],"the":[10,39,48,68,75,78,81,100,104,110,135,138,147,162],"layer":[11,92,124],"assignment(LA)":[12],"for":[13,33,45,134,157],"rectangle":[14,34],"escape":[15,35],"routing":[16],"can":[17,51,85,117],"be":[18,52,86,118],"divided":[19],"into":[20,54],"five":[21],"different":[22],"problems:":[23],"LA-1,":[24],"opposite":[25,82,107],"LA-2,":[26,28,112],"corner":[27,111],"LA-3":[29,113],"and":[30,59,74,106,114],"LA-4":[31,115,136],"problems":[32,116],"routing.":[36],"Based":[37],"on":[38,67,161],"optimality":[40],"left-edge":[43],"algorithm":[44,145],"interval":[46,56],"packing,":[47],"LA-1":[49,105],"problem":[50,58,84],"transformed":[53],"an":[55,71],"packing":[57],"optimally":[60,87],"solved":[61,88,119],"O(nlogn)":[63,95,127],"time.":[64,96,128],"Furthermore,":[65],"based":[66],"definition":[69],"exact":[72],"low-bound":[73],"concept":[76],"density":[79],"reduction,":[80],"LA-2":[83,108],"by":[89,98,120],"using":[90,99,121],"density-reduction-oriented":[91,123],"assignment":[93,125],"Finally,":[97],"optimal":[101,149],"results":[102,140],"problems,":[109],"two-phase":[122],"Compared":[129],"with":[130],"Ma's":[131],"approximation":[132],"algorithm[6]":[133],"problem,":[137],"experimental":[139],"show":[141],"that":[142],"our":[143],"proposed":[144],"obtains":[146],"same":[148],"result":[150],"but":[151],"reduces":[152],"91.6%":[153],"CPU":[155],"time":[156],"eight":[158],"tested":[159],"examples":[160],"average.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}