{"id":"https://openalex.org/W2160870052","doi":"https://doi.org/10.1145/2206781.2206847","title":"A novel hybrid FIFO asynchronous clock domain crossing interfacing method","display_name":"A novel hybrid FIFO asynchronous clock domain crossing interfacing method","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2160870052","doi":"https://doi.org/10.1145/2206781.2206847","mag":"2160870052"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206847","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023028999","display_name":"Zaid Al-bayati","orcid":"https://orcid.org/0000-0003-3224-9938"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Zaid Al-bayati","raw_affiliation_strings":["Concordia University, Montreal, PQ, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032928854","display_name":"Otmane A\u0131\u0308t Mohamed","orcid":"https://orcid.org/0000-0003-1378-1443"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Otmane Ait Mohamed","raw_affiliation_strings":["Concordia University, Montreal, PQ, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034599612","display_name":"Syed Rafay Hasan","orcid":"https://orcid.org/0000-0003-0183-8086"},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Syed Rafay Hasan","raw_affiliation_strings":["Tennessee Tech. University, Cookeville, TN, USA"],"affiliations":[{"raw_affiliation_string":"Tennessee Tech. University, Cookeville, TN, USA","institution_ids":["https://openalex.org/I63920570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023028999"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17841832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8328226804733276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7688121795654297},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6835230588912964},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6386915445327759},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5759523510932922},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.5401701927185059},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5388900637626648},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5235190987586975},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.49598345160484314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35835790634155273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28859472274780273},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.22059649229049683},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1224256157875061},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09026658535003662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08508172631263733}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8328226804733276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7688121795654297},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6835230588912964},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6386915445327759},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5759523510932922},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.5401701927185059},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5388900637626648},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5235190987586975},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.49598345160484314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35835790634155273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28859472274780273},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.22059649229049683},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1224256157875061},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09026658535003662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08508172631263733}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2206781.2206847","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:15912","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/15912/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W186740131","https://openalex.org/W1609287256","https://openalex.org/W2037181413","https://openalex.org/W2099034654","https://openalex.org/W2117897741","https://openalex.org/W2150415477"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W1506442459","https://openalex.org/W2169622190","https://openalex.org/W2090237663","https://openalex.org/W2174922170","https://openalex.org/W2122646466","https://openalex.org/W2377749234","https://openalex.org/W2078264798","https://openalex.org/W1865286884"],"abstract_inverted_index":{"Multi-clock":[0],"domain":[1],"circuits":[2,15],"with":[3,16,58,70],"Clock":[4],"Domain":[5],"Crossing":[6],"(CDC)":[7],"interfaces":[8,21],"are":[9,22],"emerging":[10],"as":[11],"an":[12],"alternative":[13],"to":[14,24,68,99],"a":[17,35,94,106],"global":[18],"clock.":[19,118],"CDC":[20,42],"susceptible":[23],"metastability,":[25],"hence":[26],"their":[27],"design":[28,46,64,85],"is":[29],"very":[30],"challenging.":[31],"This":[32],"paper":[33],"presents":[34],"hybrid":[36],"FIFO-asynchronous":[37],"method":[38],"for":[39],"constructing":[40],"robust":[41],"interfaces.":[43],"The":[44,62,103],"proposed":[45,63],"can":[47],"handle":[48],"arbitrary":[49,90],"clock":[50],"frequency":[51,91],"ratios":[52],"between":[53],"the":[54,71,79,84,117],"sender":[55],"and":[56,81,89],"receiver":[57],"random":[59],"phase":[60],"shifts.":[61],"avoids":[65],"latency":[66],"due":[67],"synchronizers":[69],"asynchronous":[72],"protocol":[73],"modifications.":[74],"Circuit":[75],"simulation":[76],"results":[77],"confirm":[78],"operation":[80],"robustness":[82],"of":[83,97,109],"at":[86],"maximum":[87,107],"workloads,":[88],"ratios,":[92],"over":[93],"temperature":[95],"range":[96],"-50":[98],"50":[100],"degrees":[101],"Celsius.":[102],"interface":[104],"offers":[105],"throughput":[108],"606":[110],"million":[111],"transfers":[112],"per":[113],"second":[114],"without":[115],"pausing":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}