{"id":"https://openalex.org/W2117841623","doi":"https://doi.org/10.1145/2206781.2206843","title":"Particle swarm optimization over non-polynomial metamodels for fast process variation resilient design of Nano-CMOS PLL","display_name":"Particle swarm optimization over non-polynomial metamodels for fast process variation resilient design of Nano-CMOS PLL","publication_year":2012,"publication_date":"2012-05-03","ids":{"openalex":"https://openalex.org/W2117841623","doi":"https://doi.org/10.1145/2206781.2206843","mag":"2117841623"},"language":"en","primary_location":{"id":"doi:10.1145/2206781.2206843","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044487544","display_name":"Oleg Garitselov","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Oleg Garitselov","raw_affiliation_strings":["University of North Texas, Denton, TX, USA","University of North Texas, Denton, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"University of North Texas, Denton, TX, USA#TAB#","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju Mohanty","raw_affiliation_strings":["University of North Texas, Denton, TX, USA","University of North Texas, Denton, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"University of North Texas, Denton, TX, USA#TAB#","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062843590","display_name":"Elias Kougianos","orcid":"https://orcid.org/0000-0002-1616-7628"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elias Kougianos","raw_affiliation_strings":["University of North Texas, Denton, TX, USA","University of North Texas, Denton, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"University of North Texas, Denton, TX, USA#TAB#","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103292239","display_name":"Geng Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geng Zheng","raw_affiliation_strings":["University of North Texas, Denton, TX, USA","University of North Texas, Denton, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"University of North Texas, Denton, TX, USA#TAB#","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044487544"],"corresponding_institution_ids":["https://openalex.org/I123534392"],"apc_list":null,"apc_paid":null,"fwci":1.2275,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82087922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"258"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/particle-swarm-optimization","display_name":"Particle swarm optimization","score":0.8055511116981506},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.558068037033081},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5551933646202087},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5375757813453674},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5293389558792114},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.494387149810791},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.49072086811065674},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.48079007863998413},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4347706437110901},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.426982045173645},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.42097848653793335},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3916717767715454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36714908480644226},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3157312273979187},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2993309497833252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2871060371398926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15174967050552368},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14964574575424194},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11097407341003418},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.10728418827056885}],"concepts":[{"id":"https://openalex.org/C85617194","wikidata":"https://www.wikidata.org/wiki/Q2072794","display_name":"Particle swarm optimization","level":2,"score":0.8055511116981506},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.558068037033081},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5551933646202087},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5375757813453674},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5293389558792114},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.494387149810791},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.49072086811065674},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.48079007863998413},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4347706437110901},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.426982045173645},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.42097848653793335},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3916717767715454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36714908480644226},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3157312273979187},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2993309497833252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2871060371398926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15174967050552368},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14964574575424194},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11097407341003418},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.10728418827056885},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2206781.2206843","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2206781.2206843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1558242838","https://openalex.org/W2033443176","https://openalex.org/W2059193309","https://openalex.org/W2103874190","https://openalex.org/W2117648153","https://openalex.org/W2127567917","https://openalex.org/W2133523269","https://openalex.org/W2133665145","https://openalex.org/W2133879971","https://openalex.org/W2154143340","https://openalex.org/W2600578627","https://openalex.org/W4298064752"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2126983197","https://openalex.org/W2070693700","https://openalex.org/W2078506771","https://openalex.org/W2908947570","https://openalex.org/W4391382037","https://openalex.org/W2374651972","https://openalex.org/W2134664711"],"abstract_inverted_index":{"An":[0],"automated":[1,48],"top-down":[2],"design":[3,8,50,54,68,117,133],"flow":[4,51,134],"to":[5,72,147],"achieve":[6],"physical":[7,49,116],"of":[9,27,56,67,80,92,100,118],"Analog/Mixed-Signal":[10],"Systems-on-Chip":[11],"(AMS-SoCs)":[12],"is":[13,88,124,135,143],"difficult,":[14],"especially":[15],"for":[16,52,90],"nano-CMOS.":[17],"Process":[18],"variation":[19,77],"effects":[20,78],"have":[21,43],"profound":[22],"impact":[23],"on":[24],"the":[25,74,93,101,141,148],"performance":[26],"silicon":[28],"versus":[29],"layout":[30],"design.":[31],"In":[32],"this":[33],"paper":[34],"metamodels,":[35],"(surrogate":[36],"models)":[37],"and":[38,113],"Particle":[39],"Swarm":[40],"Optimization":[41],"(PSO)":[42],"been":[44],"combined":[45],"in":[46],"an":[47],"fast":[53],"exploration":[55],"AMS-SoCs.":[57],"Neural":[58],"network":[59],"based":[60],"non-polynomial":[61],"metamodels":[62,98],"that":[63],"handle":[64],"large":[65],"numbers":[66],"parameters,":[69],"are":[70],"used":[71,89],"predict":[73],"statistical":[75],"process":[76],"instead":[79,99],"exhaustive":[81],"Monte":[82,149],"Carlo":[83,150],"simulations.":[84],"The":[85,104,115,131],"PSO":[86,105],"algorithm":[87,106],"optimization":[91],"AMS-SoC":[94],"components":[95],"using":[96],"their":[97],"actual":[102],"circuit.":[103,130],"followed":[107],"a":[108,119,127],"two":[109],"step":[110],"approach:":[111],"local":[112],"global.":[114],"Phase":[120],"Locked":[121],"Loop":[122],"(PLL)":[123],"considered":[125],"as":[126],"case":[128],"study":[129],"proposed":[132],"approximately":[136],"5":[137],"times":[138],"faster":[139],"while":[140],"error":[142],"under":[144],"2%":[145],"compared":[146],"analysis.":[151]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}